## Document Title

1Mx4 Bit (with OE) High Speed Static RAM(5V Operating), Operated at Commercial and Industrial Temperature Range.

Revision History

| RevNo. | History | Draft Data | Remark |
| :--- | :--- | :--- | :--- | :--- |
| Rev. 0.0 | Initial release with Design Target. | Jan. 1st 1997 | Design Target |

[^0]
## 1M x 4 Bit (with $\overline{O E}$ )High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- Low Power Dissipation Standby (TTL) : 50mA(Max.)
(CMOS) : 10mA(Max.)
Operating KM644002B-10:195mA(Max.)
KM644002B-12: 190mA(Max.) KM644002B-15:185mA(Max.)
- Single $5.0 \mathrm{~V} \pm 10 \%$ Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Standard Pin Configuration

KM644002BJ : 32-SOJ-400
KM644002BT : 32-TSOP2-400F

## ORDERING INFORMATION

| KM644002B -10/12/15 | Commercial Temp. |
| :--- | :--- |
| KM644002BI -10/12/15 | Industrial Temp. |

## FUNCTIONAL BLOCK DIAGRAM



## GENERAL DESCRIPTION

The KM644002B is a 4,194,304-bit high-speed Static Random Access Memory organized as $1,048,576$ words by 4 bits. The KM644002B uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM644002B is packaged in a 400 mil 32-pin plastic SOJ or TSOP(II) forward.

PIN CONFIGURATION(Top View)


PIN FUNCTION

| Pin Name | Pin Function |
| :---: | :--- |
| $\mathrm{A} 0-\mathrm{A} 19$ | Address Inputs |
| $\overline{\mathrm{WE}}$ | Write Enable |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\mathrm{I} / \mathrm{O}_{1} \sim \mathrm{I} / \mathrm{O}_{4}$ | Data Inputs/Outputs |
| Vcc | Power(+5.0V) |
| Vss | Ground |
| N.C | No Connection |

## ABSOLUTE MAXIMUM RATINGS*

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Voltage on Any Pin Relative to Vss |  | Vin, Vout | -0.5 to 7.0 | V |
| Voltage on Vcc Supply Relative to Vss |  | Vcc | -0.5 to 7.0 | V |
| Power Dissipation |  | PD | 1.0 | W |
| Storage Temperature |  | TstG | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | Commercial | TA | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
|  | Industrial | TA | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input High Voltage | VIH | 2.2 | - | Vcc $+0.5^{* *}$ | V |
| Input Low Voltage | VIL | $-0.5^{*}$ | - | 0.8 | V |

NOTE: The above parameters are also guaranteed at industrial temperature range.

* $\mathrm{VIL}(\mathrm{Min})=-2.0 \mathrm{~V}$ a.c(Pulse Width $\leq 8 \mathrm{~ns}$ ) for $\mathrm{I} \leq 20 \mathrm{~mA}$
** $\mathrm{VIH}(\mathrm{Max})=\mathrm{Vcc}+2.0 \mathrm{~V}$ a.c (Pulse Width $\leq 8 \mathrm{~ns}$ ) for $\mathrm{I} \leq 20 \mathrm{~mA}$
DC AND OPERATING CHARACTERISTICS $\left(\mathrm{TA}_{\mathrm{A}}=0\right.$ to $70^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$, unless otherwise specified)

| Parameter | Symbol | Test Conditions |  |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | ILI | V In $=$ Vss to Vcc |  |  | -2 | 2 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILO | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{VIH} \text { or } \overline{\mathrm{OE}}=\mathrm{VIH} \text { or } \overline{\mathrm{WE}}=\mathrm{VIL} \\ & \text { Vout }=\mathrm{VsS} \text { to } \mathrm{VCc} \end{aligned}$ |  |  | -2 | 2 | $\mu \mathrm{A}$ |
| Operating Current | Icc | Min. Cycle, 100\% Duty <br> $\overline{\mathrm{CS}}=\mathrm{VIL}, \mathrm{VIN}=\mathrm{VIH}$ or VIL, Iout $=0 \mathrm{~mA}$ | Com. | 10ns | - | 195 | mA |
|  |  |  |  | 12ns | - | 190 |  |
|  |  |  |  | 15ns | - | 185 |  |
|  |  |  | Ind. | 10ns | - | 220 |  |
|  |  |  |  | 12ns | - | 215 |  |
|  |  |  |  | 15ns | - | 210 |  |
| Standby Current | ISB | Min. Cycle, $\overline{\mathrm{CS}}=\mathrm{V}_{\text {IH }}$ |  |  | - | 50 | mA |
|  | ISB1 | $\begin{aligned} & \mathrm{f}=0 \mathrm{MHz}, \overline{\mathrm{CS}} \geq \mathrm{Vcc}-0.2 \mathrm{~V}, \\ & \mathrm{VIN} \geq \mathrm{Vcc}-0.2 \mathrm{~V} \text { or VIN } \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  | - | 10 | mA |
| Output Low Voltage Level | Vol | $\mathrm{loL}=8 \mathrm{~mA}$ |  |  | - | 0.4 | V |
| Output High Voltage Level | VOH | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  |  | 2.4 | - | V |
|  | VOH1* | $\mathrm{IOH} 1=-0.1 \mathrm{~mA}$ |  |  | - | 3.95 | V |

NOTE: The above parameters are also guaranteed at industrial temperature range.

* Vcc=5.0V, Temp. $=25^{\circ} \mathrm{C}$

CAPACITANCE* ${ }^{*}\left(\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$

| Item | Symbol | Test Conditions | MIN | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input/Output Capacitance | $\mathrm{C} / / \mathrm{O}$ | $\mathrm{V} / \mathrm{O}=0 \mathrm{~V}$ | - | 8 | pF |
| Input Capacitance | CIN | $\mathrm{VIN}=0 \mathrm{~V}$ | - | 7 | pF |

* NOTE : Capacitance is sampled and not $100 \%$ tested.

AC CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=0\right.$ to $70^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \pm 10 \%$, unless otherwise noted.) TEST CONDITIONS

| Parameter | Value |
| :--- | :---: |
| Input Pulse Levels | 0 V to 3 V |
| Input Rise and Fall Times | 3 ns |
| Input and Output timing Reference Levels | 1.5 V |
| Output Loads | See below |

NOTE: The above test conditions are also applied at industrial temperature range.


Output Loads(B)
for thz, tlz, twhz, tow, tolz \& tohz


[^1]READ CYCLE

| Parameter | Symbol | KM644002B-10 |  | KM644002B-12 |  | KM644002B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Read Cycle Time | trc | 10 | - | 12 | - | 15 | - | ns |
| Address Access Time | tAA | - | 10 | - | 12 | - | 15 | ns |
| Chip Select to Output | tco | - | 10 | - | 12 | - | 15 | ns |
| Output Enable to Valid Output | toe | - | 5 | - | 6 | - | 7 | ns |
| Chip Enable to Low-Z Output | tLz | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | tolz | 0 | - | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | thz | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Output Disable to High-Z Output | tohz | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Output Hold from Address Change | toн | 3 | - | 3 | - | 3 | - | ns |
| Chip Selection to Power Up Time | tPu | 0 | - | 0 | - | 0 | - | ns |
| Chip Selection to Power DownTime | tPD | - | 10 | - | 12 | - | 15 | ns |

NOTE: The above parameters are also guaranteed at industrial temperature range.

WRITE CYCLE

| Parameter | Symbol | KM644002B-10 |  | KM644002B-12 |  | KM644002B-15 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Write Cycle Time | twc | 10 | - | 12 | - | 15 | - | ns |
| Chip Select to End of Write | tcw | 7 | - | 8 | - | 10 | - | ns |
| Address Set-up Time | tAS | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of Write | taw | 7 | - | 8 | - | 10 | - | ns |
| Write Pulse Width( $\overline{\mathrm{OE}}$ High) | twp | 7 | - | 8 | - | 10 | - | ns |
| Write Pulse Width( $\overline{\mathrm{OE}}$ Low) | twP1 | 10 | - | 12 | - | 15 | - | ns |
| Write Recovery Time | twr | 0 | - | 0 | - | 0 | - | ns |
| Write to Output High-Z | twhz | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Data to Write Time Overlap | tDw | 5 | - | 6 | - | 7 | - | ns |
| Data Hold from Write Time | tDH | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | tow | 3 | - | 3 | - | 3 | - | ns |

NOTE: The above parameters are also guaranteed at industrial temperature range.

## TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controled, $\left.\overline{C S}=\overline{O E}=V_{L L}, \overline{W E}=V_{H}\right)$


TIMING WAVEFORM OF READ CYCLE(2) ( $\overline{\mathrm{WE}}=\mathrm{V}_{\boldsymbol{H}}$ )


NOTES(READ CYCLE)

1. $\overline{\mathrm{WE}}$ is high for read cycle.
2. All read cycle timing is referenced from the last valid address to the first transition address
3. thz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or Vol levels.
4. At any given temperature and voltage condition, $\mathrm{thz}(\mathrm{Max}$.) is less than thz(Min.) both for a given device and from device to device.
5. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with Load(B). This parameter is sampled and not $100 \%$ tested.
6. Device is continuously selected with $\overline{\mathrm{CS}}=\mathrm{VIL}$.
7. Address valid prior to coincident with $\overline{\mathrm{CS}}$ transition low.
8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{\mathrm{OE}}=$ Clock)


TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{\mathrm{OE}=L o w}$ Fixed)


TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{\mathrm{CS}}=$ Controlled)


## NOTES(WRITE CYCLE)

1. All write cycle timing is referenced from the last valid address to the first transition address
2. A write occurs during the overlap of a low $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$. A write begins at the latest transition $\overline{\mathrm{CS}}$ going low and $\overline{\mathrm{WE}}$ going low ; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
3. tcw is measured from the later of $\overline{\mathrm{CS}}$ going low to end of write.
4. tas is measured from the address valid to the beginning of write.
5. twr is measured from the end of write to the address change. twr applied in case a write ends as $\overline{\mathrm{CS}}$ or $\overline{\mathrm{WE}}$ going high.
6. If $\overline{\mathrm{OE}}, \overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
8. Dout is the read data of the new address
9. When $\overline{\mathrm{CS}}$ is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

| $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | $\overline{\mathrm{OE}}$ | Mode | I/O Pin | Supply Current |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X $^{*}$ | Not Select | High-Z | IsB, ISB1 |
| L | H | H | Output Disable | High-Z | Icc |
| L | H | L | Read | Dout | Icc |
| L | L | X | Write | DIN | Icc |

* NOTE : X means Don't Care.


## PACKAGE DIMENSIONS

## 32-SOJ-400

Units:millimeters/Inches


32-TSOP2-400F
Units:millimeters/Inches



[^0]:    The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

[^1]:    * Capacitive Load consists of all components of the test environment.

