Document Title

1Mx4 Bit (with OE) High Speed Static RAM(5V Operating), Operated at Commercial and Industrial Temperature Range.

Revision History

| RevNo. | <u>History</u> | | <u>Draft Data</u> | <u>Remark</u> | | |
|----------|--|---|------------------------|--|----------------|-------|
| Rev. 0.0 | Initial release wit | h Design Target | Jan. 1st 1997 | Design Target | | |
| Rev.1.0 | Release to Prelin 1. Replace Desig | • | Jun. 1st 1997 | Preliminary | | |
| Rev. 2.0 | Release to Final 1. Delete Prelimit 2. Add 30pF capa 3. Relex DC char | nary acitive in test lo | Feb. 11th 1998 | Final | | |
| | Iter | | Previous | Current | | |
| | Icc | 10ns | 190mA | 195mA | | |
| | | 12ns | 180mA | 190mA | | |
| | | 15ns | 170mA | 185mA | | |
| | IsB | f=max. | 40mA | 50mA | | |
| Rev.2.1 | Change operation Items Icc | g current at Indi Previous : (10/12/15n: 195/190/1 | spec. (* s part) (* | ure range. Changed spec. 10/12/15ns part) 220/215/210mA | Jun. 27th 1998 | Final |

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



1M x 4 Bit (with OE)High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 10,12,15ns(Max.)
- · Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating KM644002B - 10 : 195mA(Max.) KM644002B - 12 : 190mA(Max.) KM644002B - 15 : 185mA(Max.)

- Single 5.0V±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
- No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- · Standard Pin Configuration

KM644002BJ: 32-SOJ-400 KM644002BT: 32-TSOP2-400F

PIN CONFIGURATION (Top View)

GENERAL DESCRIPTION

The KM644002B is a 4,194,304-bit high-speed Static Random

Access Memory organized as 1,048,576 words by 4 bits. The

KM644002B uses 4 common input and output lines and has an

output enable pin which operates faster than address access


time at read cycle. The device is fabricated using SAMSUNG's

advanced CMOS process and designed for high-speed circuit

technology. It is particularly well suited for use in high-density

high-speed system applications. The KM644002B is packaged


in a 400 mil 32-pin plastic SOJ or TSOP(II) forward.



ORDERING INFORMATION

| KM644002B -10/12/15 | Commercial Temp. |
|----------------------|------------------|
| KM644002BI -10/12/15 | Industrial Temp. |

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION

| Pin Name | Pin Function |
|--------------------------|---------------------|
| A 0 - A 19 | Address Inputs |
| WE | Write Enable |
| cs | Chip Select |
| ŌĒ | Output Enable |
| I/O1 ~ I/O4 | Data Inputs/Outputs |
| Vcc | Power(+5.0V) |
| Vss | Ground |
| N.C | No Connection |

ABSOLUTE MAXIMUM RATINGS*

| Param | eter | Symbol | Rating | Unit |
|-----------------------------|-------------|-----------|-------------|------|
| Voltage on Any Pin Relative | to Vss | VIN, VOUT | -0.5 to 7.0 | V |
| Voltage on Vcc Supply Rela | tive to Vss | Vcc | -0.5 to 7.0 | V |
| Power Dissipation | | PD | 1.0 | W |
| Storage Temperature | | Тѕтс | -65 to 150 | °C |
| Operating Temperature | Commercial | TA | 0 to 70 | °C |
| | Industrial | TA | -40 to 85 | °C |

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--------------------|--------|-------|-----|-----------|------|
| Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | V |
| Ground | Vss | 0 | 0 | 0 | V |
| Input High Voltage | VIH | 2.2 | - | Vcc+0.5** | V |
| Input Low Voltage | VIL | -0.5* | - | 0.8 | V |

NOTE: The above parameters are also guaranteed at industrial temperature range.

- * $Vil(Min) = -2.0V a.c(Pulse Width \le 8ns)$ for $1 \le 20mA$
- ** $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$

DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

| Parameter | Symbol | Test Conditions | | Min | Max | Unit | |
|---------------------------|---|--|------|------|-----|------|----|
| Input Leakage Current | ILI | VIN=Vss to Vcc | | | -2 | 2 | μΑ |
| Output Leakage Current | ILO | CS=VIH or OE=VIH or WE=VIL VOUT=Vss to Vcc | | | | 2 | μА |
| Operating Current | perating Current Icc Min. Cycle, 100% Duty Com. | | 10ns | - | 195 | mA | |
| | | CS=VIL, VIN=VIH or VIL, IOUT=0mA | | 12ns | - | 190 | |
| | | | | 15ns | - | 185 | |
| | | | Ind. | 10ns | - | 220 | |
| | | | | 12ns | - | 215 | |
| | | | | 15ns | - | 210 | |
| Standby Current | IsB | Min. Cycle, CS=V _{IH} | | | - | 50 | mA |
| | IsB1 f=0MHz, CS ≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V | | | | - | 10 | mA |
| Output Low Voltage Level | Vol | IoL=8mA | - | 0.4 | ٧ | | |
| Output High Voltage Level | Vон | IOH=-4mA | | | 2.4 | - | ٧ |
| | VOH1* | IOH1=-0.1mA | | | - | 3.95 | ٧ |

NOTE: The above parameters are also guaranteed at industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

| Item | Symbol | Test Conditions | MIN | Max | Unit |
|--------------------------|--------|-----------------|-----|-----|------|
| Input/Output Capacitance | CI/O | V1/0=0V | - | 8 | pF |
| Input Capacitance | CIN | VIN=0V | - | 7 | pF |

^{*} NOTE : Capacitance is sampled and not 100% tested.



^{*} Vcc=5.0V, Temp.=25°C

AC CHARACTERISTICS(TA=0 to 70°C, VCC=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS


| Parameter | Value |
|--|-----------|
| Input Pulse Levels | 0V to 3V |
| Input Rise and Fall Times | 3ns |
| Input and Output timing Reference Levels | 1.5V |
| Output Loads | See below |

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ $C = 50\Omega$ $Zo = 50\Omega$ $Zo = 50\Omega$

Output Loads(B) for tHz, tLz, tWHz, tow, tOLz & tOHz



READ CYCLE

| Parameter | Symbol | KM644 | 002B-10 | KM644002B-12 | | KM644002B-15 | | Unit |
|----------------------------------|-------------|-------|---------|--------------|-----|--------------|-----|------|
| Faranielei | Symbol | Min | Max | Min | Max | Min | Max | Oint |
| Read Cycle Time | trc | 10 | - | 12 | - | 15 | - | ns |
| Address Access Time | taa | - | 10 | - | 12 | - | 15 | ns |
| Chip Select to Output | tco | - | 10 | - | 12 | - | 15 | ns |
| Output Enable to Valid Output | toe | - | 5 | - | 6 | - | 7 | ns |
| Chip Enable to Low-Z Output | t∟z | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Low-Z Output | toLZ | 0 | - | 0 | - | 0 | - | ns |
| Chip Disable to High-Z Output | tHZ | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Output Disable to High-Z Output | tonz | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Output Hold from Address Change | tон | 3 | - | 3 | - | 3 | - | ns |
| Chip Selection to Power Up Time | t PU | 0 | - | 0 | - | 0 | - | ns |
| Chip Selection to Power DownTime | t PD | - | 10 | - | 12 | - | 15 | ns |

NOTE: The above parameters are also guaranteed at industrial temperature range.

^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE

| D | Complete | KM644 | 002B-10 | KM644002B-12 | | KM644002B-15 | | |
|-------------------------------|----------|-------|---------|--------------|-----|--------------|-----|------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Unit |
| Write Cycle Time | twc | 10 | - | 12 | - | 15 | - | ns |
| Chip Select to End of Write | tcw | 7 | - | 8 | - | 10 | - | ns |
| Address Set-up Time | tas | 0 | - | 0 | - | 0 | - | ns |
| Address Valid to End of Write | taw | 7 | - | 8 | - | 10 | - | ns |
| Write Pulse Width(OE High) | twp | 7 | - | 8 | - | 10 | - | ns |
| Write Pulse Width(OE Low) | twP1 | 10 | - | 12 | - | 15 | - | ns |
| Write Recovery Time | twr | 0 | - | 0 | - | 0 | - | ns |
| Write to Output High-Z | twnz | 0 | 5 | 0 | 6 | 0 | 7 | ns |
| Data to Write Time Overlap | tow | 5 | - | 6 | - | 7 | - | ns |
| Data Hold from Write Time | tDH | 0 | - | 0 | - | 0 | - | ns |
| End Write to Output Low-Z | tow | 3 | - | 3 | - | 3 | - | ns |


NOTE: The above parameters are also guaranteed at industrial temperature range.

TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{\text{CS}} = \overline{\text{OE}} = \text{VIL}$, $\overline{\text{WE}} = \text{VIH}$)




TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tнz and toнz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
- 4. At any given temperature and voltage condition, thz(Max.) is less than ttz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVEFORM OF WRITE CYCLE(1) (OE= Clock)



TIMING WAVEFORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



NOTES(WRITE CYCLE)

- All write cycle timing is referenced from the last valid address to the first transition address.
 A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low;
 A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If $\overline{\text{OE}}$, $\overline{\text{CS}}$ and $\overline{\text{WE}}$ are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When $\overline{\text{CS}}$ is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

| cs | WE | ŌĒ | Mode | I/O Pin | Supply Current |
|----|----|----|----------------|--------------|----------------|
| Н | Х | X* | Not Select | High-Z | ISB, ISB1 |
| L | Н | Н | Output Disable | High-Z | Icc |
| L | Н | L | Read | D ouт | Icc |
| L | L | Х | Write | Din | lcc |

^{*} NOTE: X means Don't Care.

 $\frac{0.43 \quad ^{+0.10}_{-0.05}}{0.017 ^{+0.004}_{-0.002}}$

PACKAGE DIMENSIONS

32-SOJ-400 Units:millimeters/Inches #17 9.40 ±0.25 0.370 ±0.010 #16 21.36 MAX 0.841 MAX 0.825 ±0.025 0.325 ±0.025 0.326 ±0.025 0.326 ±0.025 0.326 ±0.025 0.327 MIN 0.008 ±0.004 0.008 ±

0.71 +0.10 -0.05 0.028 +0.004 -0.002

