



### **Main Product Characteristics:**

V <sub>DSS</sub>	170V(typ)
R <sub>DS</sub> (on)	0.15Ω(typ)
I <sub>D</sub>	8A







**DPAK** 

Marking and pin
Assignment

Schematic diagram

### **Features and Benefits:**

- Advanced trench MOSFET process technology
- Special designed for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 175°C operating temperature



## **Description:**

It utilizes the latest trench processing techniques to achieve the high cell density and reduces the on-resistance with high repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in power switching application and a wide variety of other applications

# **Absolute max Rating:**

Symbol	Parameter	Max.	Units		
I <sub>D</sub> @ TC = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V①	8			
I <sub>D</sub> @ TC = 100°C	I <sub>D</sub> @ TC = 100°C Continuous Drain Current, V <sub>GS</sub> @ 10V①				
I <sub>DM</sub>	32				
D 070 0500	Power Dissipation③	33	W		
P <sub>D</sub> @TC = 25°C	Linear Derating Factor	0.18	W/°C		
V <sub>DS</sub> Drain-Source Voltage		150	V		
V <sub>GS</sub> Gate-to-Source Voltage		± 20	V		
T <sub>J</sub> T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to + 175	°C		



## **Thermal Resistance**

Symbol	Characterizes	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-case③	_	4.5	°C/W
В	Junction-to-Ambient (t ≤ 10s) ④	_	70	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mounted, steady-state) ④	_	53	°C/W

# **Electrical Characterizes** $@T_A=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source breakdown voltage	150	170		V	V <sub>GS</sub> = 0V, ID = 250μA
В	Static Drain-to-Source on-resistance	_	0.15	0.2	Ω	V <sub>GS</sub> =10V,I <sub>D</sub> = 3A
R <sub>DS(on)</sub>	Static Drain-to-Source on-resistance	_	0.32	_		T <sub>J</sub> = 125℃
V	Cata threshold voltage	2	_	4	V	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$
$V_{GS(th)}$	Gate threshold voltage		2.7	_	V	T <sub>J</sub> = 125℃
1	Drain to Source leakage current	_	_	1	^	V <sub>DS</sub> = 150,Vgs=10V
I <sub>DSS</sub>	Drain-to-Source leakage current		_	50	μA	T <sub>J</sub> = 125°C
	Gate-to-Source forward leakage			100	۸	V <sub>GS</sub> =20V
I <sub>GSS</sub>	Gate-to-Source reverse leakage	-100	-		Α	V <sub>GS</sub> = -20V
Qg	Total gate charge		37			I <sub>D</sub> = 6A
$Q_{gs}$	Gate-to-Source charge		7.5		nC	V <sub>DD</sub> =120V
$Q_{gd}$	Gate-to-Drain("Miller") charge		13.			V <sub>GS</sub> = 10V
t <sub>d(on)</sub>	Turn-on delay time		32			V <sub>GS</sub> =10V, VDD=24.6V,
t <sub>r</sub>	Rise time		51.5		ns	R <sub>L</sub> =8.2Ω,
t <sub>d(off)</sub>	Turn-Off delay time		157			$R_{GEN}$ =2.55 $\Omega$
t <sub>f</sub>	Fall time		67			ID=3.00A
C <sub>iss</sub>	Input capacitance		1524			V <sub>GS</sub> = 0V
Coss	Output capacitance		171		pF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse transfer capacitance		77			f = 800KHz


# **Source-Drain Ratings and Characteristics**

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current		1	8	А	MOSFET symb
	(Body Diode)	_				showing the
I <sub>SM</sub>	Pulsed Source Current		_	32	А	integral reverse
	(Body Diode)	_				p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage		0.82	1.5	V	I <sub>S</sub> =6.00A, V <sub>GS</sub> =0V,T <sub>J</sub> = 25°C
t <sub>rr</sub>	Reverse Recovery Time		90		ns	$T_J = 25^{\circ}C$ , $I_F = 6.00A$ , $di/dt =$
Q <sub>rr</sub>	Reverse Recovery Charge		105		nC	25.0A/µs





### **Test circuits and Waveforms**

#### EAS test circuits:




#### Gate charge test circuit:





#### **Switch Waveforms:**





#### Notes:

- ①The maximum current rating is limited by bond-wires.
- ②Repetitive rating; pulse width limited by max. junction temperature.
- ③The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- 4 The value of  $R_{\theta JA}$  is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with TA =25°C
- ⑤These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=175$ °C.
- ⑥ The maximum current rating is limited by bond-wires.



# Typical electrical and thermal characteristics





**Figure 1: Typical Output Characteristics** 




Figure 3. Drain-to-Source Breakdown Voltage vs.
Temperature

Figure 2. Gate to source cut-off voltage





Figure 4: Normalized On-Resistance Vs. Case Temperature



## Typical electrical and thermal characteristics






Figure 5. Maximum Drain Current Vs. Case Temperature

Figure 6.Typical Capacitance Vs. Drain-to-Source Voltage





Figure 7. Maximum Effective Transient Thermal Impedance, Junction-to-Case



## **Mechanical Data:**



Cumbal	Dimension In Millimeters			Dimension In Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	2.200	2.300	2.380	0.087	0.091	0.094	
A1	0.910	1.010	1.110	0.036	0.040	0.044	
В	0.710	0.760	0.810	0.028	0.030	0.032	
B1	5.130	5.330	5.460	0.202	0.210	0.215	
С	0.460	0.510	0.560	0.018	0.020	0.022	
D	6.000	6.100	6.200	0.236	0.240	0.244	
D1		5.350 (REF)		0.211 (REF)			
D2		2.900 (REF)		0.114 (REF)			
E	6.500	6.600	6.700	0.256	0.260	0.264	
E1		4.83 (REF)	<del>-</del>	0.190 (REF)			
е	2.186	2.286	2.386	0.086	0.090	0.094	
Н	9.800	10.100	10.400	0.386	0.398	0.409	
F	1.400	1.500	1.700	0.055	0.059	0.067	
K		1.600 (REF)			0.063 (REF)		
V2		8 <sup>0</sup> (REF)			8 <sup>0</sup> (REF)		





# **Ordering and Marking Information**

**Device Marking: SSF1502D** 

Package (Available)
DPAK
Operating Temperature Range
C: -55 to 175 °C

# **Devices per Unit**

_	Units/Tu be	Tubes/Inner Box	Units/Inner Box	Inner Boxes/Carton	Units/Carton Box
				Box	
DPAK	80	50	4000	10	40000

**Reliability Test Program** 

Test Item	Conditions	Duration	Sample Size
High	T <sub>j</sub> =125℃ to 175℃ @	168 hours	3 lots x 77 devices
Temperature	80% of Max	500 hours	
Reverse	V <sub>DSS</sub> /V <sub>CES</sub> /VR	1000 hours	
Bias(HTRB)			
High	T <sub>j</sub> =150℃ or 175℃ @	168 hours	3 lots x 77 devices
Temperature	100% of Max V <sub>GSS</sub>	500 hours	
Gate		1000 hours	
Bias(HTGB)			



#### **ATTENTION:**

- Any and all Silikron products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Silikron representative nearest you before using any Silikron products described or contained herein in such applications.
- Silikron assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Silikron products described or contained herein.
- Specifications of any and all Silikron products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- Silikron Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all Silikron products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Silikron Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Silikron believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Silikron product that you intend to use.
- This catalog provides information as of Dec, 2008. Specifications and information herein are subject to change without notice.

### **Customer Service**

Worldwide Sales and Service:

Sales@silikron.com

**Technical Support:** 

Technical@silikron.com

Suzhou Silikron Semiconductor Corp.

11A, 428 Xinglong Street, Suzhou Industrial Park, P.R.China

**TEL:** (86-512) 62560688 **FAX:** (86-512) 65160705 **E-mail:** Sales@silikron.com