MOTOROLA **SEMICONDUCTOR TECHNICAL DATA**

Advance Information

1M x 4 CMOS Dynamic RAM

Fast Page Mode Operating Temperature - 40 to + 85°C

The MCM54400A is a 0.7µ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54400A requires only 10 address lines; row and column address inputs are multiplexed. The device is packaged in standard 300 mil small outline J-lead (SOJ).


- · Three-State Data Output
- Fast Page Mode
- Test Mode
- · TTL-Compatible Inputs and Outputs
- RAS—Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM54400A-C = 16 ms
- Fast Access Time (tpac): MCM54400A-C70 = 70 ns (Max) MCM54400A-C80 = 80 ns (Max)
- Low Active Power: MCM54400A-C70 = 550 mW (Max) MCM54400A-C80 = 468 mW (Max)
- · Low Standby Power Dissipation:

MCM54400A-C= 11 mW (Max, TTL Levels) = 5.5 mW (Max, CMOS Levels)

MCM54400A-C



PIN NAMES					
A0 – A9	Address Input				
DQ0 - DQ3	Data Input/Output				
Ğ	Output Enable				
₩	Read/Write Enable				
	. Row Address Strobe				
CAS C	Column Address Strobe				
V _C C	Power Supply (+ 5 V)				
V _{SS}	Ground				




This document contains information on a new product. Specifications and information herein are subject to change without notice.

REV 3 10/95

MOTOROLA DRAM

2-125



ABSOLUTE MAXIMUM RATINGS (See Note)

ABOUTO IE MAXIMOM HATITUO (OCC NO.C.)							
Rating	Symbol	Value	Unit				
Power Supply Voltage	V _{CC}	- 1 to + 7	٧				
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 1 to + 7	V				
Data Out Current	lout	50	mA				
Power Dissipation	PD	700	mW				
Operating Temperature Range	TA	- 40 to + 85	°C				
Storage Temperature Hange	T _{sta}	- 55 to + 150	°C				

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, T_A = -40 to +85°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to V_{SS})

, ,	3 0,				
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	VSS	0	0	0	
Logic High Voltage, All Inputs	V _{IH}	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	V _{IL}	- 1.0	_	0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current	MCM54400A-C70, t_{RC} = 130 ns MCM54400A-C80, t_{RC} = 150 ns	ICC1	_	100 85	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	S = CAS = V _{IH})	ICC2		2.0	mA	
V _{CC} Power Supply Current During RAS-Only Refresh Cycles (CAS = V _{IH}) MCM54400A-C70, t _{RC} = 130 ns MCM54400A-C80, t _{RC} = 150 ns		ICC3	=	100 85	mA	1, 2
V _{CC} Power Supply Current During Fast Pa	age Mode Cycle (RAS = V _{IL}) MCM54400A-C70, t _{PC} = 45 ns MCM54400A-C80, t _{PC} = 50 ns	ICC4	=	70 60	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	$\overline{S} = \overline{CAS} = V_{CC} - 0.2 \text{ V}$	I _{CC5}	_	1.0	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM54400A-C70, t _{RC} = 130 ns MCM54400A-C80, t _{RC} = 150 ns		I _{CC6}		100 85	mA	3
Input Leakage Current (0 V \leq V _{in} \leq 6.5 V)		likg(l)	- 10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V)		l _{lkg(O)}	- 10	10	μА	
Output High Voltage (IOH = - 5 mA)		Vон	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	٧	

NOTES:

- 1. Current is a function of cycle rate and output loading: maximum currents are specified cycle time (minimum) with the output open.
- 2. Column address can be changed once or less while RAS = VIL and CAS = VIH.
- 3. t_{RAS} (max) = 1 μ s is only applied to refresh of battery-back up. t_{RAS} (max) = 10 μ s is applied to functional operating.

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, T}_{A} = 25^{\circ}\text{C}, \text{ V}_{CC} = 5 \text{ V}, \text{ Periodically Sampled Rather Than 100% Tested)}$

Characteristic	Symbol	Max	Unit
Input Capacitance A0 – A9	C _{in}	5	pF
G, RAS, CAS, W		7]]
I/O Capacitance (CAS = VIH to Disable Output) DQ0 - DQ3	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to} + 85^{\circ}\text{C}$. Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM54	MCM54400A-C70		MCM54400A-C80		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	 	150		ns	5
Read-Write Cycle Time	†RELREL	tRWC	185	 -	205	+	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45	 	50	 	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRWC	100		105		ns	
Access Time from RAS	†RELQV	tRAC		70	<u> </u>	80	ns	6, 7
Access Time from CAS	¹ CELQV	tCAC	_	20		20	ns	6, 8
Access Time from Column Address	¹AVQV	†AA		35		40	ns	6, 9
Access Time from Precharge CAS	ICEHOV	[†] CPA		40	 	45	ns	6
CAS to Output in Low-Z	tCELQX	¹CLZ	0		0	 	ns	6
Output Buffer and Turn-Off Delay	†CEHQZ	tOFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	t _T	tT	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	50	 	60		ns	
RAS Pulse Width	†RELREH	tRAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	70	200,000	80	200,000	ns	
RAS Hold Time	†CELREH	¹RSH	20		20		ns	
CAS Hold Time	†RELCEH	†CSH	70		80	 	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	40	_	45	<u> </u>	ns	
ĈAS Pulse Width	tCELCEH	tCAS	20	10,000	20	10.000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	†CEHREL	†CRP	5		5	_	ns	
CAS Precharge Time	*CEHCEL	tCP	10		10	 _ 	ns	
Row Address Setup Time	†AVREL	[†] ASR	0	<u> </u>	0	_	ns	
Row Address Hold Time	†RELAX	†RAH	10		10		ns	
Column Address Setup Time	†AVCEL	tASC	0	_	0	- -	ns	
Column Address Hold Time	tCELAX	tCAH	15		15		ns	
Column Address to RAS Lead Time	tAVREH	†RAL	35		40		ns	

NOTES:

- (continued)
- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.

 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between VIH and VIH (or between VIH and VIH) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (~ 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that t_{RCD} ≥ t_{RCD} (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10.topp (max) and/or tgz (max) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)


	Symi	Symbol		MCM54400A-C70		00A-C80		
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Read Command Setup Time	†WHCEL	tRCS	0	_	0	-	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	[†] RCH	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	†REHWX	tarh	0		0		ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	twch	15		15	_	ns	
Write Command Pulse Width	twLwH	twp	15		15		ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	l –	20	-	ns	
Write Command to CAS Lead Time	[†] WLCEH	tCWL	20	_	20	-	ns	
Data in Setup Time	†DVCEL	tDS	0	T	0		ns	14
Data in Hold Time	[†] CELDX	[†] DH	15	<u> </u>	15	_	ns	14
Refresh Period	¹RVRV	[†] RFSH		16		16	ms	
Write Command Setup Time	tWLCEL	twcs	0		0	-	ns	15
CAS to Write Delay	†CELWL	tCWD	50		50		ns	15
RAS to Write Delay	[†] RELWL	tRWD	100		110		ns	15
Column Address to Write Delay Time	†AVWL	tawd	65	_	70	<u> </u>	ns	15
CAS Precharge to Write Delay Time (Page Mode)	†CEHWL	tCPWD	70		75	· —	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15		15		ns	
RAS Precharge to CAS Active Time	^t REHCEL	†RPC	0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Test	†CEHCEL	[†] CPT	40		40	_	ns	
RAS Hold Time Referenced to G	^t GLREH	^t ROH	10	Ţ <u> </u>	10	<u> </u>	ns	
G Access Time	tGLQV	†GA		20		20	ns	
G to Data Delay	[†] GLHDX	tGD	20	_	20	_	ns	
Output Buffer Turn-Off Delay Time from G	^t GHQZ	tGZ	0	20	0	20	ns	10
G Command Hold Time	tWLGL	^t GH	20	_	20		ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	-	10		ns	
Write Command Hold Time (Test Mode)	†RELWH	twth	10		10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twrp	10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	twRH	10	_	10	l –	ns	


NOTES:

Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in late write or read–write cycles.


^{15.} tWCs. tRWD, tCWD. tAWD, and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCs ≥ tWCs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min), tRWD ≥ tRWD (min), tAWD ≥ tAWD (min), and tCPWD ≥ tCPWD (min) (page mode), the cycle is a read—write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE ---- t _{BC} - \overline{RAS} $v_{IH} = \overline{v}_{IL}$ -1 CSH -- -t CRP --- t ACD -------- 1 RSH -- -- t _{CRP} --------- t CAS - trad → - t RAL t ASR t ASC ADDRESSES $v_{\rm IH} - v_{\rm IL}$ t RAH-— t CAH COLUMN ROW ADDRESS t RCS - t RRH -t_{GA}--> - ¹RAC $_{ m DQ0-DQ3} rac{ m V_{OH}-}{ m V_{OL}-}$ -----t_{GZ} -- HIGH-Z -VALID DATA OUT **EARLY WRITE CYCLE** TRAS t_{CSH} ---- ^t ASH t CRP - [†] RAL ¹ASR t ASC -> → I CAH COLUMN ADDRESS ADDRESSES - † CWL -^twcs - twch 1 RWL t_{DS} -t DH -DQ0-DQ3 $\frac{v_{IH}}{v_{IL}}$ -VALID DATA IN







FAST PAGE MODE EARLY WRITE CYCLE




FAST PAGE MODE READ-WRITE CYCLE




RAS-ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (G and A0 – A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)





DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. RAS active transition is followed by CAS active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (than) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the 1M x 4 RAM: RAS-only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (W) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at trace (access time from RAS active transition). If the trace maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tart or tach after FAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once

RAS transitions to inactive, it must remain inactive for a minimum time of top to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS and G clocks are active. When either the CAS or G clock transitions to inactive, the output will switch to High-Z (three-state) tOFF or tGZ after the inactive transition.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of W to active (VII). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time tRAS and tCAS, and precharge time tRP apply to write mode, as in the read mode.

An early write cycle is characterized by W active transition at minimum time tWCS before CAS active transition. Data in (D) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tawL and towL, respectively, after the start of the early write operation to complete the

Q remains in three-state condition throughout an early write cycle because W active transition precedes or coincides with CAS active transition, keeping data-out buffers and G disabled.

A late write cycle (referred to as G-controlled write) occurs when W active transition is made after CAS active transition. W active transition could be delayed for almost 10 microseconds after CAS active transition, (tRCD + tCWD + tRWL+2tT)≤tRAS, ifother timing minimums (tRCD, tRWL, and t_T) are maintained. D is referenced to W active transition in a late write cycle. Output buffers are enabled by CAS active transition but outputs are switched off by G inactive transition, which is required to write to the device. Q may be indeterminate - see note 15 of AC Operating Conditions table. RAS and CAS must remain active for tRWL and tCWL, respectively, after W active transition to complete the write cycle. G must remain inactive for tGH after W active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for tCWD minimum after the CAS active transition, to guarantee valid Q before writing the

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the 1M x 4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the

MOTOROLA DRAM MCM54400A-C timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP}, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC} or t_{PRWC}). Either a read, write, or read—write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM54400A–C require refresh every 16 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM54400A–C. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM54400A–C.

A normal read, write, or read-write operation to the RAM will refresh all the bits (4096) associated with the particular row decoder. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal

refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). Wo must be inactive for time twpp before and time twpH after RAS active transition to prevent switching the device into a test mode cycle.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tRP and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write 0s into all memory cells with normal write mode.
- Select a column address, read 0 out and write 1 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read the 1s which were written in step two in normal read mode.
- Using the same starting column address as in step two, read 1 out and write 0 into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 1024 times.
- Read 0s which were written in step four in normal read mode
- 6. Repeat steps one to five using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

The internal organization of this device (512K x 8) allows it to be tested as if it were a 512K x 4 DRAM. Nineteen of the twenty addresses are used when operating the device in test mode. Column address A0 is ignored by the device in test mode. A test mode cycle reads and/or writes data to a bit in each of eight 512K blocks (B0 - B7) in parallel. External data out is determined by the internal test mode logic of

the device. See following truth table and test mode block diagram.

W, CAS before RAS timing puts the device in **Test Mode** as shown in the test mode timing diagram. A **CAS** before RAS or a **RAS**-only refresh cycle puts the device back in normal mode. Refresh is performed in test mode by using a W, CAS before RAS refresh cycle which uses internal refresh address counter.

TEST MODE TRUTH TABLE

	D	B0, B1	B2, B3	B4, B5	B6, B7	a
	0	0	0	0	0	1
1	_	'	0			

TEST MODE AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symi	bol	MCM54400A-C70		MCM54400A-C80			
Parameter	Std	Alt	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	^t RC	135	_	155		ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	50		55		ns	
Access Time from RAS	^t RELQV	t _{RAC}		75	_	85	ns	6, 7
Access Time from CAS	tCELQV	t _{CAC}		25		25	ns	6, 8
Access Time from Column Address	†AVQV	tAA		40		45	ns	6, 9
Access Time from Precharge CAS	[†] CEHQV	^t CPA		45		50	ns	6
RAS Pulse Width	†RELREH	†RAS	75	10 k	85	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	†RASP	75	200 k	85	200 k	ns	
RAS Hold Time	[†] CELREH	^t RSH	25	_	25	_	ns	
CAS Hold Time	†RELCEH	tcsH	75		85		ns	
CAS Precharge to RAS Hold Time	†CEHREH	[†] RHCP	45		50		ns	
CAS Pulse Width	†CELCEH	†CAS	25	10 k	25	10 k	ns	
Column Address to RAS Lead Time	†AVREH	tRAL	40	_	45	_	ns	


NOTES

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL
- 2. An initial pause of 200 µs Is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (− 40°C ≤ T_A ≤ 85°C) is ensured.
- Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).


W, CAS BEFORE RAS REFRESH CYCLE (TEST MODE ENTRY) (G and A0 - A9 are Don't Care)




TEST MODE — READ CYCLE $(\overline{G} = Low)$




TEST MODE — EARLY WRITE CYCLE




TEST MODE — FAST PAGE MODE READ CYCLE $(\overline{G} = Low)$





TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)

MCM 54400A-C	<u> </u>	
Motorola Memory Prefix		Shipping Method (R2 = Tape and Reel, Blank = Rails)
Part Number	<u> </u>	Speed (70 = 70 ns, 80 = 80 ns)
		Package (N = 300 mil SOJ)

2