### LTM4639



GY Low V<sub>IN</sub> 20A DC/DC µModule Step-Down Regulator


#### FEATURES

- Complete 20A Switch Mode Power Supply
- 2.375V to 7V Input Voltage Range (V<sub>IN</sub> < 4.5V, Need C<sub>PWR</sub> Bias)
- 0.6V to 5.5V Output Voltage Range
- ±1.5% Maximum Total DC Output Voltage Error (-40°C to 125°C)
- Differential Remote Sense Amplifier for Precision Regulation ( $V_{OUT} \le 3.3V$ )
- Current Mode Control/Fast Transient Response
- Parallel Multiphase Current Sharing (Up to 80A)
- Frequency Synchronization
- Selectable Pulse-Skipping or Burst Mode<sup>®</sup> Operation
- Soft-Start/Voltage Tracking
- Up to 88% Efficiency (3.3V<sub>IN</sub>, 1.5V<sub>OUT</sub>)
- Overcurrent Foldback Protection
- Output Overvoltage Protection
- Internal Temperature Monitor
- Overtemperature Protection
- 15mm × 15mm × 4.92mm BGA Package

### **APPLICATIONS**

- Telecom Servers and Networking Equipment
- Industrial Equipment
- Medical Systems
- High Ambient Temperature Systems
- 3.3V Input Systems

# TYPICAL APPLICATION




### DESCRIPTION

The LTM<sup>®</sup>4639 is a complete 20A output high efficiency switch mode step-down DC/DC  $\mu$ Module (micromodule) regulator. Included in the package are the switching controller, power FETs, inductor and compensation components. Operating over an input voltage range from 2.375V to 7V, the LTM4639 supports an output voltage range of 0.6V to 5.5V, set by a single external resistor. Only a few input and output capacitors are needed.

Current mode operation allows precision current sharing of up to four LTM4639 regulators to obtain up to 80A output. High switching frequency and a current mode architecture enable a very fast transient response to line and load changes without sacrificing stability. The device supports frequency synchronization, multiphase/current sharing, Burst Mode operation and output voltage tracking for supply rail sequencing. A diode-connected PNP transistor is included for use as an internal temperature monitor. For up to 20V input operation, please see the LTM4637.

The LTM4639 is offered in a 15mm  $\times$  15mm  $\times$  4.92mm BGA package. The LTM4639 is RoHS compliant.

 T, LTC, LTM, PolyPhase, Burst Mode, µModule, Linear Technology, the Linear logo are registered trademarks and LTpowerCAD is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 5847554, 6580258, 6304066, 6476589, 6774611, 6677210, 8163643.



3.3V to 1.5V Efficiency


TECHNOLOGY

# **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

V <sub>IN</sub> , C <sub>PWB</sub> , OT_TEST0.3V to 10V
V <sub>OUT LCL</sub> , PGOOD, EXTV <sub>CC</sub> –0.3V to 6V
MODE_PLLIN, f <sub>SET</sub> , TRACK/SS,
V <sub>OSNS</sub> <sup>-</sup> , V <sub>OSNS</sub> <sup>+</sup> , DIFF_OUT–0.3V to INTV <sub>CC</sub>
V <sub>FB</sub> , COMPA, COMPB (Note 7) –0.3V to 2.7V
RUN (Note 5) –0.3V to 5V
INTV <sub>CC</sub> Peak Output Current (Note 6)100mA
Internal Operating Temperature Range
(Note 2)–40°C to 125°C
Storage Temperature Range –55°C to 125°C
Maximum Peak Body Reflow Temperature

# PIN CONFIGURATION



# **ORDER INFORMATION**

		PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE	
PART NUMBER	PAD OR BALL FINISH	DEVICE	FINISH CODE	TYPE	RATING	(SEE NOTE 2)	
LTM4639EY#PBF		LTM4639Y		DCA	4	4000 to 10500	
LTM4639IY#PBF	SAC305 (RoHS)	LTM4639Y	e1	BGA	4	–40°C to 125°C	
LTM4639IY	SnPb (63/37)	LTM4639Y	eO	BGA	4	-40°C to 125°C	

· Consult Marketing for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

· Recommended LGA and BGA PCB Assembly and Manufacturing Procedures: www.linear.com/umodule/pcbassembly

Terminal Finish Part Marking: www.linear.com/leadfree

· LGA and BGA Package and Tray Drawings: www.linear.com/packaging

#### **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the specified internal operating temperature range (Note 2), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = 3.3V, C<sub>PWR</sub> = 5V, per the typical application in Figure 22.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub> Range	Input DC Voltage Range	V <sub>IN</sub> < 4.5V, C <sub>PWR</sub> Bias	•	2.375		7	V
	C <sub>PWR</sub> Voltage			4.5	5	6	V
V <sub>OUT</sub> Range	Output DC Voltage Range		•	0.6		5.5	V
V <sub>OUT(DC)</sub>	Output Voltage, Total Variation with Line and Load	$ \begin{array}{l} C_{IN} = 22 \mu F \times 3, \ C_{PWR} = 5 V \\ C_{0UT} = 100 \mu F \ Ceramic, \ 470 \mu F \ POSCAP \\ R_{FB} = 40.2 k, \ MODE\_PLLIN = GND \\ V_{IN} = 2.375 V \ to \ 7V, \ I_{0UT} = 0A \ to \ 20A \ (Note \ 4) \end{array} $	•	1.477	1.50	1.523	V



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = 3.3V, C<sub>PWR</sub> = 5V, per the typical application in Figure 22.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Input Specification	ns	·					<u> </u>
V <sub>RUN</sub>	RUN Pin On Threshold	V <sub>RUN</sub> Rising		1.1	1.25	1.4	V
V <sub>RUNHYS</sub>	RUN Pin On Hysteresis				130		mV
I <sub>Q(VIN)</sub>	Input Supply Bias Current	$ \begin{array}{l} V_{IN} = 7V,  V_{OUT} = 1.5V,  Burst  Mode  Operation,  I_{OUT} = 0.1A \\ V_{IN} = 7V,  V_{OUT} = 1.5V,  Pulse-Skipping  Mode,  I_{OUT} = 0.1A \\ V_{IN} = 7V,  V_{OUT} = 1.5V,  Switching  Continuous,  I_{OUT} = 0.1A \\ Shutdown,  RUN = 0,  V_{IN} = C_{PWR} = 7V \end{array} $			25 35 68 45		mA mA mA μA
I <sub>S(VIN)</sub>	Input Supply Current	V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 20A, C <sub>PWR</sub> = 5V V <sub>IN</sub> = 7V, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 20A, C <sub>PWR</sub> = 5V			10.35 4.93		A
I <sub>PWR(IN)</sub>	Control Power Current	$3.3V_{IN}$ to $1.5V_{OUT}$ at 0A Load, $C_{PWR} = 5V$			28		mA
Output Specificati	ons						
I <sub>OUT(DC)</sub>	Output Continuous Current Range	V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.5V (Note 4)		0		20	A
$\frac{\Delta V_{OUT} \text{ (Line)}}{V_{OUT}}$	Line Regulation Accuracy	$V_{OUT}$ = 1.5V, $V_{IN}$ from 2.375V to 7V, $C_{PWR}$ = 5V, $I_{OUT}$ = 0A	•		0.02	0.04	%/V
$\frac{\Delta V_{OUT} \text{ (Load)}}{V_{OUT}}$	Load Regulation Accuracy	$V_{OUT}$ = 1.5V, $I_{OUT}$ = 0A to 20A, $V_{IN}$ = 3.3V, $C_{PWR}$ = 5V (Note 4)	•		0.1	0.3	%
V <sub>OUT(AC)</sub>	Output Ripple Voltage	I <sub>OUT</sub> = 0A, C <sub>OUT</sub> = 100µF Ceramic, 470µF POSCAP V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.5V, C <sub>PWR</sub> = 5V			20		mV <sub>P-P</sub>
$\Delta V_{OUT(START)}$	Turn-On Overshoot	$C_{OUT}$ = 100µF Ceramic, 470µF POSCAP, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 0A, V <sub>IN</sub> = 3.3V, C <sub>PWR</sub> = 5V			15		mV
t <sub>START</sub>	Turn-On Time	C <sub>OUT</sub> = 100μF Ceramic, 470μF POSCAP, No Load, TRACK/SS = 0.001μF, V <sub>IN</sub> = 3.3V, C <sub>PWR</sub> = 5V			0.6		ms
ΔV <sub>OUTLS</sub>	Peak Deviation for Dynamic Load	Load: 5A to 12.5A Load Step, 1µs Rise Time C <sub>OUT</sub> = 100µF × 2 Ceramic, C <sub>OUT</sub> × 2 POSCAP, V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 1.5V, C <sub>PWR</sub> = 5V			30		mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 5A to 12.5A Load Step, 3.3V, $V_{IN}$ = 5V, $V_{OUT}$ = 1.5V $C_{OUT}$ = 100µF $\times$ 2 Ceramic, 680µF POSCAP			30		μs
I <sub>OUTPK</sub>	Output Current Limit	$V_{IN} = 3.3V, V_{OUT} = 1.5V$ $V_{IN} = 7V, V_{OUT} = 1.5V$			30 30		A A
Control Section							
V <sub>FB</sub>	Voltage at V <sub>FB</sub> Pin	I <sub>OUT</sub> = 0A, V <sub>OUT</sub> = 1.5V		0.594	0.60	0.606	V
I <sub>FB</sub>	Current at V <sub>FB</sub> Pin	(Note 7)			-12	-25	nA
V <sub>OVL</sub>	Feedback Overvoltage Lockout		•	0.65	0.67	0.69	V
ITRACK/SS	Track Pin Soft-Start Pull- Up Current	TRACK/SS = 0V		1.0	1.2	1.4	μA
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 3)			100		ns
R <sub>FBHI</sub>	Resistor Between $V_{\text{OUT}\_\text{LCL}}$ and $V_{\text{FB}}$ Pins			60.05	60.40	60.75	kΩ
Remote Sense Am	nplifier						
V <sub>OSNS</sub> <sup>+</sup> , Vosns <sup></sup> cm range	Common Mode Input Range	V <sub>IN</sub> = 3.3V, Run > 1.4V, C <sub>PWR</sub> = 5V		0		3.6	V
V <sub>DIFF_OUT(MAX)</sub>	Maximum DIFF_OUT Voltage	I <sub>DIFF_OUT</sub> = 300μA		INTV <sub>CC</sub> – 1.4			V
V <sub>0S</sub>	Input Offset Voltage	$V_{OSNS}^+ = V_{DIFF_OUT} = 1.5V, I_{DIFF_OUT} = 100\mu A$				2.5	mV



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = 3.3V, C<sub>PWR</sub> = 5V, per the typical application in Figure 22.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
A <sub>V</sub>	Differential Gain	(Note 7)			1		V/V
SR	Slew Rate	(Note 6)			2		V/µs
GBP	Gain Bandwidth Product	(Note 6)			3		MHz
CMRR	Common Mode Rejection	(Note 7)			60		dB
I <sub>DIFF_OUT</sub>	DIFF_OUT Current	Sourcing		2			mA
PSRR	Power Supply Rejection Ratio	5V < V <sub>IN</sub> < 7V (Note 7) C <sub>PWR</sub> Tracking V <sub>IN</sub>			100		dB
R <sub>IN</sub>	Input Resistance	V <sub>OSNS+</sub> to GND			80		kΩ
PGOOD Output							<u> </u>
V <sub>PGOOD</sub>	PGOOD Trip Level	V <sub>FB</sub> With Respect to Set Output V <sub>FB</sub> Ramping Negative V <sub>FB</sub> Ramping Positive			-10 10		%
V <sub>PGL</sub>	PGOOD Voltage Low	I <sub>PGOOD</sub> = 2mA			0.1	0.3	V
INTV <sub>CC</sub> Linear Re	gulator						<u> </u>
	VINTVCC Source Output	5V < V <sub>IN</sub> < 7V, C <sub>PWR</sub> Tracking V <sub>IN</sub>		4.8	5	5.2	V
V <sub>LDOINT</sub>	INTV <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0 to 40mA, C <sub>PWR</sub> = 5.5V			2		%
V <sub>EXTVCC</sub>	External V <sub>CC</sub> Switchover	EXTV <sub>CC</sub> Ramping Positive, $C_{PWR} = 5.5V$ , INTV <sub>CC</sub> Output 5V	٠	4.5	4.7		V
V <sub>LDOEXT</sub>	EXTV <sub>CC</sub> Voltage Drop	$I_{CC} = 25 \text{mA}, V_{EXTVCC} = 5 \text{V}, C_{PWR} = 5.5 \text{V}$			75	220	mV
Oscillator and Ph	ase-Locked Loop						
f <sub>SYNC</sub>	Frequency Sync Capture Range	MODE_PLLIN Clock Duty Cycle = 50%		250		800	kHz
f <sub>NOM</sub>	Nominal Frequency	V <sub>fSET</sub> = 1.2V		450	500	550	kHz
f <sub>LOW</sub>	Lowest Frequency	V <sub>fSET</sub> = 0V		210	250	290	kHz
f <sub>HIGH</sub>	Highest Frequency	$V_{fSET} \ge 2.4V$		700	770	850	kHz
I <sub>FREQ</sub>	Frequency Set Current			9	10	11	μA
R <sub>MODE_PLLIN</sub>	MODE_PLLIN Input Resistance				250		kΩ
VIH_MODE_PLLIN	Clock Input Level High			2.0			V
VIL_MODE_PLLIN	Clock Input Level Low					0.8	V
Temperature Dio	de						
V <sub>TEMP</sub>	TEMP Diode Voltage	I <sub>TEMP</sub> = 100μA			0.6		V
TC V <sub>TEMP</sub>	Temperature Coefficient		٠		-2		mV/°C

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4639 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4639E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4639I is guaranteed to meet specifications over the full –40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is

determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: The minimum on-time condition is specified for a peak-to-peak inductor ripple current of ~40% of  $I_{MAX}$  Load. (See the Applications Information section)


**Note 4:** See output current derating curves for different  $V_{IN}$ ,  $V_{OUT}$  and  $T_A$ . Note 5: Limit current into the RUN pin to less than 2mA.


Note 6: Guaranteed by design.

Note 7: 100% tested at wafer level.



### TYPICAL PERFORMANCE CHARACTERISTICS







2.5V to 1V with 7.5A/µs Load

Step,  $C_{PWR} = 5V$ 

VOUT



#### **7V Efficiency Graph**



2.5V to 1.5V with 7.5A/µs Load

50us/DIV

 $C_{FF} = 180pF, C_{BOT} = 22pF, C_{COMPA} = 180pF C_{OUT} = 100\muF CER \times 2, 680\muF 2.5V 6m\Omega POSCAP \times 2$ 

COMPA CONNECTED TO COMPB

Step,  $C_{PWB} = 5V$ 

VOUT


V<sub>P-P</sub> = 80mV

LOAD

STEP


7.5A

0A TO




COMPA CONNECTED TO COMPB  $C_{FF}$  = 180pF,  $C_{BOT}$  = 22pF,  $C_{COMPA}$  = 180pF  $C_{OUT}$  = 100µF CER  $\times 2,$ 680µF 2.5V 6mΩ POSCAP ×2

3.3V to 1V with 7.5A/µs Load Step,  $C_{PWB} = 5V$ 




COMPA CONNECTED TO COMPB  $C_{FF} = 180 \text{pF}, C_{BOT} = 22 \text{pF}, C_{COMPA} = 180 \text{pF} \\ C_{OUT} = 100 \text{µF} CER \times 2, \\ C_{OUT} = 100 \text{µF} CER \times 2$ 680µF 2.5V 6mΩ POSCAP ×2

#### 2.5V to 1.2V with 7.5A/µs Load Step, $C_{PWR} = 5V$



COMPA CONNECTED TO COMPB  $C_{FF} = 180 pF$ ,  $C_{BOT} = 22 pF$ ,  $C_{COMPA} = 180 pF$  $C_{OUT} = 100 \mu F$  CER ×2, 680µF 2.5V 6mΩ POSCAP ×2

#### 3.3V to 1.2V with 7.5A/µs Load Step, $C_{PWB} = 5V$




COMPA CONNECTED TO COMPB  $C_{FF} = 180pF, C_{BOT} = 22pF, C_{COMPA} = 180pF$   $C_{OUT} = 100\mu F CER \times 2,$   $680\mu F 2.5V 6m\Omega POSCAP \times 2$ 

**T**LINEAR

#### For more information www.linear.com/LTM4639




# **TYPICAL PERFORMANCE CHARACTERISTICS**




 $\begin{array}{l} \text{COMPA CONNECTED TO COMPB} \\ \text{CFF} = 180\text{pF}, \text{C}_{\text{BOT}} = 22\text{pF}, \text{C}_{\text{COMPA}} = 180\text{pF} \\ \text{C}_{\text{OUT}} = 100\text{µF} \text{ CER} \times 2, 680\text{µF} 2.5\text{V} \text{ 6m}\Omega \text{ POSCAP} \times 2 \end{array}$ 

5V to 1.8V with 7.5A/ $\mu$ s Load Step, C<sub>PWR</sub> = 5V





 $\begin{array}{l} \label{eq:comparameters} COMPA \ COMPA \ COMPECTED \ TO \ COMPB \\ C_{FF} = 180pF, \ C_{BOT} = 22pF, \ C_{COMPA} = 180pF \\ C_{OUT} = 100\mu F \ CER \ \times 2, \ 680\mu F \ 2.5V \ 6m\Omega \ POSCAP \ \times 2 \end{array}$ 

5V to 3.3V with 7.5A/ $\mu s$  Load Step,  $C_{PWR}$  = 5V




 $\begin{array}{l} \text{Support}\\ \text{COMPA CONNECTED TO COMPB}\\ \text{C}_{FF} = \text{NONE}, \text{C}_{BOT} = 22\text{pF}, \text{C}_{COMPA} = 180\text{pF}\\ \text{C}_{OUT} = 47\text{µF} \text{ CER } \times 1,\\ \text{220}\text{µF} 6.3\text{V} 15\text{m}\Omega \text{ POSCAP} \times 2 \end{array}$ 







 $\begin{array}{l} \text{COMPA CONNECTED TO COMPB} \\ \text{CFF} = \text{NONE}, \text{C}_{\text{BOT}} = 22\text{pF}, \text{C}_{\text{COMPA}} = 180\text{pF} \\ \text{C}_{\text{OUT}} = 22\mu\text{F} \text{ CER } \times 1, \\ 150\mu\text{F} \ 6.3\text{V} \ 15m\Omega \ \text{POSCAP} \times 2 \end{array}$ 




**Turn-On No Load** 

Start-Up Pre-Biased Load










**Output Ripple Noise** 



### PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

 $V_{IN}$  (A1-A6, B1-B6, C1-C6): Power Input Pins. Apply input voltage between these and GND pins. Recommend placing input decoupling capacitance directly between  $V_{IN}$  and GND pins.

**V<sub>OUT</sub> (J1-J10, K1-K11, L1-L11, M1-M11):** Power Output Pins. Apply output load between these and GND pins. Recommend placing output decoupling capacitance between these pins and GND pins. Review Table 5. Output range 0.6V to 5.5V.

GND (C7, C9, D1-D6, D8, E1-E5, E7, E9, F1-F5, F7-F9, G1-G9, H1-H9): Power Ground Pins for Both Input and Output.

**PGOOD (F11, G12):** Output Voltage Power Good Indicator. Open-drain logic output is pulled to ground when the output voltage exceeds a  $\pm 10\%$  regulation window. Both pins are tied together internally.

**SGND (G11, H11, H12):** Signal Ground Pin. Return ground path for all analog and low power circuitry. Tie a single connection to the output capacitor GND. See layout guidelines in Figure 21.

**TEMP<sup>+</sup> (F6):** Temperature Monitor. See Applications Information section.

**TEMP<sup>-</sup> (E6):** Kelvin Return of the Internal Temperature Monitor.

**MODE\_PLLIN (A8):** Forced Continuous Mode, Burst Mode Operation, or Pulse-Skipping Mode Selection Pin and External Synchronization Input to Phase Detector Pin. Connect this pin to  $INTV_{CC}$  to enable pulse-skipping mode. Connect to ground to enable forced continuous mode. Floating this pin will enable Burst Mode operation. A clock on this pin will enable synchronization with forced continuous operation. See the Applications Information section.

**C**<sub>PWR</sub> (**B7**): Control Bias Input. Required to operate the LTM4639 regulator below 4.5V input. For  $V_{IN} \ge 4.5V$  up to 7V connect  $C_{PWR}$  to  $V_{IN}$ . To maintain soft-start function, sequence  $V_{IN}$  before  $C_{PWR}$ , then enable the RUN pin. If the RUN pin has a pull-up resistor to  $V_{IN}$ , then sequence  $C_{PWR}$  after  $V_{IN}$ .

**OT\_TEST (B9)**: Used for Test Purposes. Float this pin, or tie to  $V_{IN}$  to disable overtemperature protection.

 $f_{SET}$  (B12): A resistor can be applied from this pin to ground to set the operating frequency, or a DC voltage can be applied to set the frequency. See the Applications Information section.

**TRACK/SS (A9):** Output Voltage Tracking Pin and Soft-Start Inputs. The pin has a 1.2µA pull-up current source. A capacitor from this pin to ground will set a soft-start ramp rate. In tracking, the regulator output can be tracked to a different voltage. See the Applications Information section.

 $V_{FB}$  (F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to  $V_{OUT\_LCL}$  with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between  $V_{FB}$  and ground pins. In PolyPhase<sup>®</sup> operation, tying the  $V_{FB}$  pins together allows for parallel operation. See the Applications Information section.

**COMPA (A11):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. Tie all COMP pins together for parallel operation. This pin can be compensated externally for optimized loop response or connected to the COMPB pin. See the Applications Information section.

**COMPB (A12):** Default Compensation Network Corresponding to Table 5. Tie this pin to COMPA to use default compensation. See the Applications Information section.

**RUN (A10):** Run Control Pin. A voltage above 1.4V will turn on the module. A 5.1V Zener diode to ground is internal to the module for limiting the voltage on the RUN pin to 5V and allowing the use of a pull-up resistor to  $V_{IN}$  for enabling the device. Limit current into the RUN pin to  $\leq 2mA$ .

**INTV<sub>CC</sub> (A7, D9):** Internal 5V LDO for Driving the Control Circuitry and the Power MOSFET Drivers. Both pins are internally connected. The 5V LDO has a 100mA current limit. INTV<sub>CC</sub> is controlled and enabled when RUN is activated high. See Applications Section. This pin is an output, do not drive this pin.



# PIN FUNCTIONS

**EXTV<sub>CC</sub> (E12):** External power input to an internal control switch allows an external source greater than 4.7V, but less than 6V to supply IC power and bypass the internal INTV<sub>CC</sub> LDO. EXTV<sub>CC</sub> must be less than V<sub>IN</sub> at all times during power-on and power-off sequences. See the Applications Information section. 5V output application can connect the 5V output to this pin to improve efficiency. The 5V output is connected to EXTV<sub>CC</sub> in the 5V derating curves.

 $V_{OUT\_LCL}$  (L12): This pin connects to  $V_{OUT}$  through a 1M resistor, and to  $V_{FB}$  with a 60.4k resistor. The remote sense amplifier output DIFF\_OUT is connected to  $V_{OUT\_LCL}$ , and drives the 60.4k top feedback resistor in remote sensing applications. When the remote sense amplifier is used, DIFF\_OUT effectively eliminates the 1M $\Omega$  from  $V_{OUT}$  to  $V_{OUT\_LCL}$ . When the remote sense amplifier is not used, then connect  $V_{OUT\_LCL}$  to  $V_{OUT}$  directly.

 $V_{OSNS}{}^{+}$  (J12): (+) Input to the Remote Sense Amplifier. This pin connects to the output remote sense point. The remote sense amplifier can be used for  $V_{OUT} \leq 3.3V$ . Connect to ground when not used.

 $V_{OSNS}$ <sup>-</sup> (M12): (-) Input to the Remote Sense Amplifier. This pin connects to the ground remote sense point. The remote sense amplifier can be used for  $V_{OUT} \le 3.3V$ . Connect to ground when not used.

**DIFF\_OUT (K12):** Output of the Remote Sense Amplifier. This pin connects to the  $V_{OUT\_LCL}$  pin for remote sense applications. Otherwise float when not used. The remote sense amplifier can be used for  $V_{OUT} \le 3.3V$ .

MTP1, MTP2, MTP3, MTP4, MTP5, MTP6, MTP7, (A12, B11, C10, C11, C12, D10, D11, D12): Extra mounting pads used for increased solder integrity strength. Leave floating.



### **BLOCK DIAGRAM**




Figure 1. Simplified LTM4639 Block Diagram



### **DECOUPLING REQUIREMENTS** $T_A = 25^{\circ}C$ . Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
C <sub>IN</sub>	External Input Capacitor Requirement ( $V_{IN}$ = 2.375V to 7V, $V_{OUT}$ = 1.5V), $C_{PWR} \ge 4.5V$	$I_{OUT}$ = 20A, 4× 22µF Ceramic X7R Capacitors (See Table 5)		88		μF
C <sub>OUT</sub>	$\label{eq:sternal output Capacitor Requirement} \begin{array}{l} \mbox{External Output Capacitor Requirement} \\ (V_{IN} = 2.375V \mbox{ to 7V}, \ V_{OUT} = 1.5V), \\ \mbox{C}_{PWR} \geq 4.5V \end{array}$	I <sub>OUT</sub> = 20A (See Table 5)		400		μF

# OPERATION

#### **Power Module Description**

The LTM4639 is a low input voltage,high performance single output standalone nonisolated switching mode DC/DC power supply. It can provide a 20A output with few external input and output capacitors. This module provides precisely regulated output voltages programmable via external resistors from  $0.6V_{DC}$  to  $5.5V_{DC}$  over a 2.375V to 7V input range. The typical application schematic is shown in Figure 22.

The LTM4639 has an integrated constant-frequency current mode regulator, power MOSFETs,  $0.3\mu$ H inductor, and other supporting discrete components. The switching frequency range is from 250kHz to 770kHz, and the typical operating frequency is shown in Table 5 for each V<sub>OUT</sub>. For switching noise-sensitive applications, it can be externally synchronized from 250kHz to 800kHz, subject to minimum on-time limitations. A single resistor is used to program the frequency. See the Applications Information section.

With current mode control and internal feedback loop compensation, the LTM4639 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit in an overcurrent condition. An internal overvoltage monitor protects the output voltage in the event of an overvoltage >10%. The top MOSFET is turned off and the bottom MOSFET is turned on until the output is cleared.

Overtemperature protection will turn off the regulator's RUN pin at ~130°C to 137°C. See Applications Information.

Pulling the RUN pin below 1.1V forces the regulator into a shutdown state. The TRACK/SS pin is used for programming the output voltage ramp and voltage tracking during start-up. See the Application Information section.

The LTM4639 is internally compensated to be stable over all operating conditions with COMPA tied to COMPB. Table 5 provides a guideline for input and output capacitances for several operating conditions. LTpowerCAD<sup>TM</sup> is available for transient and stability analysis. Custom compensation can be used with the COMPA pin using the LTpowerCAD and an external compensation network. The V<sub>FB</sub> pin is used to program the output voltage with a single external resistor to ground.

A remote sense amplifier is provided for accurately sensing output voltages  $\leq 3.3V$  at the load point.

Multiphase operation can be easily employed with the synchronization inputs using an external clock source. See application examples.

High efficiency at light loads can be accomplished with selectable Burst Mode operation using the MODE\_PLLIN pin. These light load features will accommodate battery operation. Efficiency graphs are provided for light load operation in the Typical Performance Characteristics section.

A TEMP<sup>+</sup> and TEMP<sup>-</sup> pin is provided to allow the internal device temperature to be monitored using an onboard diode connected PNP transistor. This diode connected PNP transistor can be used with TEMP monitor devices like the LTC2990, LTC2997, LTC2974 and LTC2978.



The typical LTM4639 application circuit is shown in Figure 22. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 5 for specific external capacitor requirements for particular applications.

#### VIN to VOUT Step-Down Ratios

There are restrictions in the  $V_{IN}$  to  $V_{OUT}$  step-down ratio that can be achieved for a given input voltage. The duty cycle is 94% typical at 500kHz operation. The  $V_{IN}$  to  $V_{OUT}$ minimum dropout is a function of load current and operation at very low input voltage and high duty cycle applications. At very low duty cycles the minimum 100ns on-time must be maintained. See the Frequency Adjustment section and temperature derating curves.

#### **Output Voltage Programming**

The PWM controller has an internal 0.6V  $\pm$ 1% reference voltage. As shown in the Block Diagram, a 60.4k internal feedback resistor connects the V<sub>OUT\_LCL</sub> and V<sub>FB</sub> pins together. When the remote sense amplifier is used, then DIFF\_OUT is connected to the V<sub>OUT\_LCL</sub> pin. If the remote sense amplifier is not used, then V<sub>OUT\_LCL</sub> connects to V<sub>OUT</sub>. The output voltage will default to 0.6V with no feedback resistor. Adding a resistor R<sub>FB</sub> from V<sub>FB</sub> to ground programs the output voltage:

$$V_{OUT} = 0.6V \bullet \frac{60.4k + R_{FB}}{R_{FB}}$$

#### Table 1. $V_{FB}$ Resistor Table vs Various Output Voltages

V <sub>OUT</sub> (V)	0.6	1.0	1.2	1.5	1.8	2.5	3.3	5.0
R <sub>FB</sub> (k)	Open	90.9	60.4	40.2	30.1	19.1	13.3	8.25

For parallel operation of N LTM4639s, the following equation can be used to solve for  ${\sf R}_{\sf FB}$ :

$$R_{FB} = \frac{60.4 \text{k/N}}{\frac{V_{OUT}}{0.6 \text{V}} - 1}$$

Tie the  $V_{\text{FB}}$  pins together for each parallel output. The COMP pins must be tied together also.

#### **Input Capacitors**

The LTM4639 module should be connected to a low ACimpedance DC source. Additional input capacitors are needed for the RMS input ripple current rating. The  $I_{CIN(RMS)}$ equation which follows can be used to calculate the input capacitor requirement. Typically 22µF X7R ceramics are a good choice with RMS ripple current ratings of ~ 2A each. A 47µF to 100µF surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. If low impedance power planes are used, then this bulk capacitor is not needed.

For a buck converter, the switching duty cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor ripple current, for each output the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \bullet \sqrt{D \bullet (1-D)}$$

where  $\eta$ % is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated aluminum electrolytic capacitor or a Polymer capacitor.

#### **Output Capacitors**

The LTM4639 is designed for low output voltage ripple noise. The bulk output capacitors defined as  $C_{OUT}$  are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements.  $C_{OUT}$  can be a low ESR tantalum capacitor, low ESR Polymer capacitor or ceramic capacitors. The typical output capacitance range is from 200µF to 800µF. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spikes is required. Table 5 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 10A/µs transient. The table optimizes total equivalent ESR and total bulk capacitance to optimize the transient performance.



Stability criteria are considered in the Table 5 matrix, and LTpowerCAD is available for stability analysis and custom compensation for loop optimization using the COMPA pin. Multiphase operation will reduce effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. LTpowerCAD can be used to calculate the output ripple reduction as the number of implemented phases increase by N times.

#### **Burst Mode Operation**

The LTM4639 is capable of Burst Mode operation in which the power MOSFETs operate intermittently based on load demand, thus saving quiescent current. For applications where maximizing the efficiency at very light loads is a high priority, Burst Mode operation should be applied. To enable Burst Mode operation, simply float the MODE\_PLLIN pin. During Burst Mode operation, the peak current of the inductor is set to approximately 30% of the maximum peak current value in normal operation even though the voltage at the COMPA pin indicates a lower value. The voltage at the COMPA pin drops when the inductor's average current is greater than the load requirement. As the COMPA voltage drops below 0.5V, the burst comparator trips, causing the internal sleep line to go high and turn off both power MOSFETs.

In sleep mode, the internal circuitry is partially turned off, reducing the quiescent current. The load current is now being supplied from the output capacitors. When the output voltage drops, causing COMPA to rise, the internal sleep line goes low, and the LTM4639 resumes normal operation. The next oscillator cycle will turn on the top power MOSFET and the switching cycle repeats.

#### Pulse-Skipping Mode Operation

In applications where low output ripple and high efficiency at intermediate currents are desired, pulseskipping mode should be used. Pulse-skipping operation allows the LTM4639 to skip cycles at low output loads, thus increasing efficiency by reducing switching loss. Tying the MODE\_PLLIN pin to INTV<sub>CC</sub> enables pulse-skipping operation. With pulse-skipping mode at light load, the internal current comparator may remain tripped for several cycles, thus skipping operation cycles. This mode has lower ripple than Burst Mode operation and maintains a higher frequency operation than Burst Mode operation.

#### **Forced Continuous Operation**

In applications where fixed frequency operation is more critical than low current efficiency, and where the lowest output ripple is desired, forced continuous operation should be used. Forced continuous operation can be enabled by tying the MODE\_PLLIN pin to ground. In this mode, inductor current is allowed to reverse during low output loads, the COMPA voltage is in control of the current comparator threshold throughout, and the top MOSFET always turns on with each oscillator pulse. During start-up, forced continuous mode is disabled and inductor current is prevented from reversing until the LTM4639's output voltage is in regulation.

#### **Multiphase Operation**

For outputs that demand more than 20A of load current, multiple LTM4639 devices can be paralleled to provide more output current without increasing input and output ripple voltage. The MODE\_PLLIN pin allows the LTM4639 to be synchronized to an external clock and the internal phase-locked loop allows the LTM4639 to lock onto input clock phase as well. The  $f_{SET}$  resistor is selected for normal frequency, then the incoming clock can synchronize the device over the specified range. See Figure 24 for a synchronizing example circuit.

A multiphase power supply significantly reduces the amount of ripple current in both the input and output capacitors. The RMS input ripple current is reduced by, and the effective ripple frequency is multiplied by, the number of phases used (assuming that the input voltage is greater than the number of phases used times the output voltage). The output ripple amplitude is also reduced by the number of phases used. See Application Note 77.

The LTM4639 device is an inherently current mode controlled device, so parallel modules will have good current sharing. This will balance the thermals in the design. Tie the COMPA and  $V_{FB}$  pins of each LTM4639





together to share the current evenly. Figure 24 shows a schematic of the parallel design.

#### Input RMS Ripple Current Cancellation

Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases (see Figure 2).

#### PLL, Frequency Adjustment and Synchronization

The LTM4639 switching frequency is set by a resistor ( $R_{fSET}$ ) from the  $f_{SET}$  pin to signal ground. A 10µA current ( $I_{FREQ}$ ) flowing out of the  $f_{SET}$  pin through  $R_{fSET}$  develops a voltage on  $f_{SET}$ .  $R_{fSET}$  can be calculated as:

B	FREQ +0.	- ۲۷	1
nfSET -	500kHz/V	<u> </u>	10µA

The relationship of  $f_{SET}$  voltage to switching frequency is shown in Figure 3. For low output voltages from 0.6V to 1.2V, 300kHz operation is an optimal frequency for the best power conversion efficiency while maintaining the inductor current to about 40% to 50% of maximum load current. For output voltages from 1.5V to 1.8V, 450kHz is optimal. For output voltages from 2.5V to 5V, 600kHz




Figure 3. Relationship Between Switching Frequency and Voltage at the f<sub>SET</sub> Pin




Figure 2. Normalized Input RMS Ripple Current vs Duty Cycle for One to Six µModule Regulators (Phases)



is optimal. See efficiency graphs for optimal frequency set point.

The LTM4639 can be synchronized from 250kHz to 800kHz with an input clock that has a high level above 2V and a low level below 0.8V. See the Typical Applications section for synchronization examples. The LTM4639 minimum on-time is limited to approximately 100ns. Guardband the on-time to 110ns. The on-time can be calculated as:

 $t_{ON(MIN)} = \frac{1}{FREQ} \bullet \left( \frac{V_{OUT}}{V_{IN}} \right)$ 

#### **Output Voltage Tracking**

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. The master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider to implement coincident tracking. The LTM4639 uses an accurate 60.4k resistor internally for the top feedback resistor. Figure 4 shows an example of coincident tracking.

 $V_{OUT(SLAVE)} = \left(1 + \frac{60.4k}{R_{TA}}\right) \bullet V_{TRACK}$ 




Figure 4. Dual Outputs (1.5V and 1.2V) with Tracking



 $V_{TRACK}$  is the track ramp applied to the slave's track pin.  $V_{TRACK}$  has a control range of 0V to 0.6V, or the internal reference voltage. When the master's output is divided down with the same resistor values used to set the slave's output, then the slave will coincident track with the master until it reaches its final value. The master will continue to its final value from the slave's regulation point (see Figure 5). Voltage tracking is disabled when  $V_{TRACK}$  is more than 0.6V.  $R_{TA}$  in Figure 4 will be equal to  $R_{FB}$  for coincident tracking.




Figure 5. Output Voltage Coincident Tracking Characteristics

The TRACK/SS pin of the master can be controlled by an external ramp or the soft-start function of that regulator can be used to develop that master ramp. The LTM4639 can be used as a master by setting the ramp rate on its track pin using a soft-start capacitor. A  $1.2\mu$ A current source is used to charge the soft-start capacitor. The following equation can be used:

$$t_{\text{SOFT-START}} = 0.6 \text{V} \cdot \left(\frac{\text{C}_{\text{SS}}}{1.2 \mu \text{A}}\right)$$

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK/SS pin. As mentioned above, the TRACK/SS pin has a control range from 0V to 0.6V. The master's TRACK/SS pin slew rate is directly equal to the master's output slew rate in volts/time. The equation:

$$\frac{MR}{SR} \bullet 60.4 k = R_{TB}$$

where MR is the master's output slew rate and SR is the slave's output slew rate in volts/time. When coincident tracking is desired, then MR and SR are equal, thus  $R_{TB}$  is equal to 60.4k.  $R_{TA}$  is derived from equation:

$$R_{TA} = \frac{0.6V}{\frac{V_{FB}}{60.4k} + \frac{V_{FB}}{R_{FB}} - \frac{V_{TRACK}}{R_{TB}}}$$

where  $V_{FB}$  is the feedback voltage reference of the regulator, and  $V_{TRACK}$  is 0.6V. Since  $R_{TB}$  is equal to the 60.4k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then  $R_{TA}$  is equal to  $R_{FB}$  with  $V_{FB} =$  $V_{TRACK}$ . Therefore  $R_{TB} = 60.4k$ , and  $R_{TA} = 60.4k$  in Figure 4.

In ratiometric tracking, a different slew rate maybe desired for the slave regulator.  $R_{TB}$  can be solved for when SR is slower than MR. Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach its final value before the master output.

For example, MR = 1.5V/ms, and SR = 1.2V/ms. Then R<sub>TB</sub> = 75k. Solve for R<sub>TA</sub> to equal 51.1k.

For applications that do not require tracking or sequencing, simply tie the TRACK/SS pin to  $INTV_{CC}$  to let RUN control the turn on/off. When the RUN pin is below its threshold or the V<sub>IN</sub> undervoltage lockout, then TRACK/SS is pulled low.

#### **Overcurrent and Overvoltage Protection**

The LTM4639 has overcurrent protection (OCP) in a short circuit. The internal current comparator threshold folds back during a short to reduce the output current. An overvoltage condition (OVP) above 10% of the regulated output voltage will force the top MOSFET off and the bottom MOSFET on until the condition is cleared. Foldback current limiting is disabled during soft-start or tracking start-up.



#### Temperature Monitoring

Measuring the absolute temperature of a diode is possible due to the relationship between current, voltage and temperature described by the classic diode equation:

$$I_{D} = I_{S} \bullet e \left( \frac{V_{D}}{\eta \bullet V_{T}} \right)$$
  
or  
$$V_{D} = \eta \bullet V_{T} \bullet In \frac{I_{D}}{I_{S}}$$

where  $I_D$  is the diode current,  $V_D$  is the diode voltage,  $\eta$  is the ideality factor (typically close to 1.0) and  $I_S$  (saturation current) is a process dependent parameter.  $V_T$  can be broken out to:

$$V_{T} = \frac{k \bullet T}{q}$$

where T is the diode junction temperature in Kelvin, q is the electron charge and k is Boltzmann's constant.  $V_T$  is approximately 26mV at room temperature (298K) and scales linearly with Kelvin temperature. It is this linear temperature relationship that makes diodes suitable

temperature sensors. The  $I_S$  term in the equation above is the extrapolated current through a diode junction when the diode has zero volts across the terminals. The  $I_S$  term varies from process to process, varies with temperature, and by definition must always be less than  $I_D$ . Combining all of the constants into one term:

$$K_{D} = \frac{\eta \bullet k}{q}$$

where  $K_D = 8.62^{-5}$ , and knowing  $ln(I_D/I_S)$  is always positive because  $I_D$  is always greater than  $I_S$ , leaves us with the equation that:

$$V_{\rm D} = T(\text{KELVIN}) \bullet K_{\rm D} \bullet \ln \frac{I_{\rm D}}{I_{\rm S}}$$

where  $V_D$  appears to increase with temperature. It is common knowledge that a silicon diode biased with a current source has an approximate  $-2mV/^{\circ}C$  temperature relationship (Figure 6), which is at odds with the equation. In fact, the I<sub>S</sub> term increases with temperature, reducing the In(I<sub>D</sub>/I<sub>S</sub>) absolute value yielding an approximate  $-2mV/^{\circ}C$ composite diode voltage slope.




Figure 6. Diode Voltage  $V_D$  vs Temperature T(°C) for Different Bias Currents

To obtain a linear voltage proportional to temperature, we cancel the  $I_S$  variable in the natural logarithm term to remove the  $I_S$  dependency from the following equation. This is accomplished by measuring the diode voltage at two currents  $I_1$ , and  $I_2$ , where  $I_1 = 10 \cdot I_2$ 

Subtracting we get:

$$\Delta V_{\rm D} = T(\text{KELVIN}) \bullet K_{\rm D} \bullet \ln \frac{I_1}{I_{\rm S}} - T(\text{KELVIN}) \bullet K_{\rm D} \bullet \ln \frac{I_2}{I_{\rm S}}$$

Combining like terms, then simplifying the natural log terms yields:

 $\Delta V_{D} = T(KELVIN) \bullet K_{D} \bullet In(10)$ 

and redefining constant

 $K'_{D} = K_{D} \bullet In(10) = 198 \mu V/k$ 

yields

 $\Delta V_{D} = K'_{D} \bullet T(KELVIN)$ 

Solving for temperature:

$$T(KELVIN) = \frac{\Delta V_D}{K'_D},$$
  
$$T(KELVIN) = [^{\circ}C] + 273.15,$$
  
$$[^{\circ}C] = T(KELVIN) - 273.15$$

means that is we take the difference in voltage across the diode measured at two currents with a ratio of 10, the resulting voltage is  $198\mu$ V per Kelvin of the junction with a zero intercept at 0 Kelvin.

The diode connected PNP transistor at the TEMP<sup>+</sup>, TEMP<sup>-</sup> pins can be used to monitor the internal temperature of the LTM4639. A general temperature monitor can be implemented by connecting a resistor between TEMP<sup>+</sup> and  $V_{IN}$  to set the current to 100µA, grounding the TEMP<sup>-</sup> pin, and then monitoring the diode voltage drop with temperature. A more accurate temperature monitor can be achieved with a circuit injecting two currents that are at a 10:1 ratio. See Figure 22 for an example.

#### **Overtemperature Protection**

The internal overtemperature protection monitors the internal temperature of the module and shuts off the regulator at  $\sim$ 130°C to 137°C. Once the regulator cools down the regulator will restart.

#### Run Enable

The RUN pin is used to enable the power module or sequence the power module. The threshold is 1.25V, and the pin has an internal 5.1V Zener to protect the pin. The RUN pin can be used as an undervoltage lockout (UVLO) function by connecting a resistor divider from the input supply to the RUN pin:

 $V_{UVL0} = ((R1+R2)/R2) \bullet 1.25V$ 

See Figure 1, Simplified Block Diagram.

#### INTV<sub>CC</sub> Regulator

The LTM4639 has an internal low dropout regulator from  $V_{IN}$  called INTV<sub>CC</sub>. This regulator output has a 2.2µF ceramic capacitor internal. An additional 2.2µF ceramic capacitor is needed on this pin to ground. This regulator powers the internal controller and MOSFET drivers. The gate driver current is ~20mA for 750kHz operation. The regulator loss can be calculated as:

 $(V_{IN} - 5V) \bullet 20mA = P_{LOSS}$ 

$$\label{eq:source} \begin{split} &\mathsf{EXTV}_{CC} \text{ external voltage source} \geq 4.7 \text{V can be applied to} \\ &\mathsf{this} \text{ pin to eliminate the internal INTV}_{CC} \text{ LDO power loss and} \\ &\mathsf{increase regulator efficiency}. \text{ A 5V supply can be applied} \\ &\mathsf{to run the internal circuitry and power MOSFET driver. If} \\ &\mathsf{unused, leave pin floating}. \text{ EXTV}_{CC} \text{ must be less than V}_{\text{IN}} \\ &\mathsf{at all times during power-on and power-off sequences}. \end{split}$$

#### Stability Compensation

The LTM4639 has already been internally compensated for all output voltages. Table 5 is provided for most application requirements. LTpowerCAD is available for other control loop optimization.

#### Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board. The motivation for providing these thermal coefficients in found in JESD51-12 ("Guidelines for Reporting and Using Electronic Package Thermal Information").



Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to predict the  $\mu$ Module regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are, in and of themselves, not relevant to providing guidance of thermal performance; instead, the derating curves provided in this data sheet can be used in a manner that yields insight and guidance pertaining to one's application-usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD51-12; these coefficients are quoted or paraphrased below:

- 1  $\theta_{JA}$ , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a 95mm × 76mm PCB with four layers.
- 2  $\theta_{JCbottom}$ , the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical  $\mu$ Module regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 3  $\theta_{JCtop}$ , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don't generally match the user's application.

4  $\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module package and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and a portion of the board. The board temperature is measured a specified distance from the package.

A graphical representation of the aforementioned thermal resistances is given in Figure 7; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4639, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the LTM4639 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a softwaredefined JEDEC environment consistent with JESD51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the

JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4639 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled-environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields the set of derating curves shown in this data sheet.

The 1V, 2.5V and 5V power loss curves in Figures 8 to 10 can be used in coordination with the load current derating curves in Figures 11 to 20 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4639 with various heat sinking and airflow conditions. The power loss curves are taken at room temperature and are increased with a multiplicative factor according to the junction temperature, which is 1.4 for 120°C. The derating curves are plotted with the output current starting at 20A and the

ambient temperature at ~40°C. The output voltages are 1V, 2.5V and 5V. These are chosen to include the lower, middle and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at ~120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed, as an example, in Figure 13 the load current is derated to ~17A at ~80°C with no air or heat sink and the power loss for the 7V to 1.0V at 17A output is about 4.2W. The 4.2W loss is calculated with the ~3W room




Figure 7. Graphical Representation of JESD51-12 Thermal Coefficients



temperature loss from the 7V to 1.0V power loss curve at 17A, and the 1.4 multiplying factor at 120°C junction. If the 80°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 40°C divided by 4.2W equals a 9.5°C/W  $\theta_{JA}$  thermal resistance. Table 2 specifies a 10°C/W value which is very close. Table 2 through Table 4 provides equivalent thermal resistances for 1.0V, 2.5V and 5V outputs with and without airflow and heat sinking. The derived thermal resistances in Tables 2 through the various conditions can be multiplied by the

calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are 95mm  $\times$  76mm. The BGA heat sinks are listed in Table 6.




Figure 8. 3.3V Input Power Loss Curves




Figure 9. 5V Input Power Loss Curves




Figure 10. 7V Input Power Loss Curves




Figure 11.  $5V_{\text{IN}}$  to 1.0V\_{\text{OUT}} No Heat Sink





Figure 12.  $5V_{IN}$  to 1.0 $V_{OUT}$  with Heat Sink


25 20 **OUTPUT CURRENT (A)** 15 10 5 0 LFM 200 I FM 400 LFM 0 20 40 60 80 100 120 140 0 TEMPERATURE (°C) 4639 F13

Figure 13.  $7V_{IN}$  to 1.0 $V_{OUT}$  No Heat Sink












Figure 14.  $7V_{\text{IN}}$  to  $1.0V_{\text{OUT}}$  with Heat Sink

Figure 15.  $5V_{IN}$  to 2. $5V_{OUT}$  No Heat Sink

Figure 16.  $5V_{\text{IN}}$  to 2.5V\_{\text{OUT}} with Heat Sink




Figure 17.  $7V_{\text{IN}}$  to  $2.5V_{\text{OUT}}$  No Heat Sink




Figure 19.  $7V_{IN}$  to  $5V_{OUT}$  No Heat Sink,  $EXTV_{CC}$  = 5V,  $C_{PWR}$  = 7V




Figure 18.  $7V_{IN}$  to  $2.5V_{OUT}$  with Heat Sink




Figure 20.  $7V_{IN}$  to  $5V_{OUT}$  with Heat Sink,  $EXTV_{CC}$  = 5V,  $C_{PWR}$  = 7V



#### Table 2. 1V Output

DERATING CURVE	V <sub>IN</sub>	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 11, 13	5V, 7V	Figure 8	0	None	10
Figures 11, 13	5V, 7V	Figure 8	200	None	8
Figures 11, 13	5V, 7V	Figure 8	400	None	7
Figures 12, 14	5V, 7V	Figure 8	0	BGA Heat Sink	9
Figures 12, 14	5V, 7V	Figure 8	200	BGA Heat Sink	6.5
Figures 12, 14	5V, 7V	Figure 8	400	BGA Heat Sink	5.5

#### Table 3. 2.5V Output

DERATING CURVE	V <sub>IN</sub>	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <b>ja (°C/W)</b>
Figures 15, 17	5V, 7V	Figure 9	0	None	12
Figures 15, 17	5V, 7V	Figure 9	200	None	11
Figures 15, 17	5V, 7V	Figure 9	400	None	10
Figures 16, 18	5V, 7V	Figure 9	0	BGA Heat Sink	10.5
Figures 16, 18	5V, 7V	Figure 9	200	BGA Heat Sink	9.5
Figures 16, 18	5V, 7V	Figure 9	400	BGA Heat Sink	8

#### Table 4. 5V Output (5V Output Connected to EXTV<sub>CC</sub> Pin)

······································									
DERATING CURVE	V <sub>IN</sub>	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)				
Figures 19	7V	Figure 10	0	None	12				
Figures 19	7V	Figure 10	200	None	11				
Figures 19	7V	Figure 10	400	None	10				
Figures 20	7V	Figure 10	0	BGA Heat Sink	10.5				
Figures 20	7V	Figure 10	200	BGA Heat Sink	8				
Figures 20	7V	Figure 10	400	BGA Heat Sink	7				



#### Table 5\*. Output Voltage Response vs Component Matrix (Refer to Figure 22). Typical Measured Values

C <sub>out1</sub> and C <sub>out2</sub> Ceramic vendors	VALUE	PART NUMBER	C <sub>out1</sub> and C <sub>out2</sub> Bulk vendors	VALUE	PART NUMBER
TDK	22µF, 6.3V	C3216X7S0J226M	Sanyo POSCAP	680µF, 2.5V	2R5TPF680M6L
Murata	22µF, 10V	GRM31CR61C226KE15L	Panasonic	220µF, 4V	EEFCX0G221ER
Murata	47µF, 10V	GRM31CR61A476KE15L	Sanyo POSCAP	150µF, 10V	10TBF150M
TDK	100µF, 6.3V	C4532X5R0J107MZ			
Murata	100µF, 6.3V	GRM32ER60J107M	C <sub>IN</sub> BULK VENDOR	VALUE	PART NUMBER
AVX	100µF, 6.3V	18126D107MAT	Sanyo	100µF, 16V	16SVP100M

#### Standard Internal Compensation COMPA and COMPB Tied Together

V <sub>OUT</sub> (V)	C <sub>in</sub> (Ceramic)	C <sub>IN</sub> (BULK) <sup>*</sup>	C <sub>out1</sub> (Ceramic)	C <sub>out2</sub> (Ceramic And Bulk)	C <sub>FF</sub> (pF)	C <sub>BOT</sub> (pF)	C <sub>compa</sub> (pF)	V <sub>IN</sub> (V)	DROOP (mV)	PEAK-TO- PEAK DEVIATION (mV)	RECOVERY TIME (µs)	LOAD Step (A/µs)	R <sub>FB</sub> (kΩ)	FREQ (kHz) TRACK V <sub>IN</sub> 2.5V, 3.3V,5V,7V
1	22µF × 4	100µF	100µF × 2	680µF × 2	180	22	180	2.5, 3.3, 5, 7	34	72	34	7.5	90.9	350, 400, 500, 500
1.2	22µF × 4	100µF	100µF × 2	680µF × 2	180	22	180	2.5, 3.3, 5, 7	37	72	34	7.5	60.4	350, 400, 500, 500
1.5	22µF × 4	100µF	100µF × 2	680µF × 2	180	22	180	2.5, 3.3, 5, 7	37	80	34	7.5	40.2	350, 400, 500, 500
1.8	22µF × 4	100µF	100µF × 2	680µF × 2	180	22	180	2.5, 3.3, 5, 7	38	80	34	7.5	30.1	350, 400, 500, 500
2.5	22µF × 4	100µF	47µF	220µF	-	22	180	3.3, 5, 7	111	225	24	7.5	19.1	400, 500, 550
3.3	22µF × 4	100µF	22µF	150µF	-	22	180	5,7	150	300	24	7.5	13.3	500, 550
5	22µF × 4	100µF	22µF	150µF	-	22	180	7	187	370	24	7.5	8.25	550

\*Bulk capacitance is optional if  $V_{\rm IN}$  has very low input impedance. Additional Bulk Capacitance may be required for  $\leq 3.3V$  input Depends on Source Impedance



Table 6\*. Output Voltage Response vs Component Matrix (Refer to Figure 22). Typical Measured Values

C <sub>out1</sub> and C <sub>out2</sub> Ceramic vendors	VALUE	PART NUMBER
Murata	220µF, 4V	GRM31CR60G227M
Murata	47µF, 10V	GRM31CR61A476KE15L

LTpowerCAD Can Be Used to Optimize the Control Loop Response. Examples Are Shown Using Ceramic Only for High Performance **Transient Response** 

V <sub>out</sub> (V)	C <sub>in</sub> (Ceramic)	C <sub>IN</sub> (BULK) <sup>*</sup>	C <sub>out1</sub> (Cer)	C <sub>out2</sub> (Cer & Bulk)	C <sub>FF</sub> (pF)	C <sub>BOT</sub> (pF)	R <sub>S</sub> (k)	C <sub>S</sub> (pF)	C <sub>P</sub> (pF)	V <sub>IN</sub> (V)	DROOP (mV)	PEAK-TO- PEAK DEVIATION (mV)	REC. TIME (µs)	LOAD Step (A/µs)	R <sub>FB</sub> (kΩ)	FREQ (kHz) TRACK V <sub>IN</sub> 2.5V, 3.3V,5V,7V
1	22µF × 4	100µF	200µF × 6	-	68	22	20	1200	100	2.5, 3.3, 5, 7	40	80	24	7.5	90.9	350, 400, 500, 500
1.2	22µF × 4	100µF	200µF × 6	-	68	22	20	1200	100	2.5, 3.3, 5, 7	43	88	24	7.5	60.4	350, 400, 500, 500
1.5	22µF × 4	100µF	200µF × 4	-	68	22	20	1200	100	2.5, 3.3, 5, 7	60	122	24	7.5	40.2	350, 400, 500, 500
1.8	22µF × 4	100µF	200µF × 4	-	68	22	20	1200	100	2.5, 3.3, 5, 7	64	130	28	7.5	30.1	350, 400, 500, 500
2.5	22µF × 4	100µF	47μF × 2	-	47	22	4	4700	47	3.3, 5, 7	179	320	33	5	19.1	400, 500, 550
3.3	22µF × 4	100µF	47μF × 2	-	47	22	4	4700	47	5,7	219	400	33	5	13.3	500, 550
5	22µF × 4	100µF	47μF × 2	-	-	22	4	4700	47	7	250	500	24	5	8.25	550

\*Bulk capacitance is optional if  $V_{IN}$  has very low input impedance. Additional Bulk Capacitance may be required for  $\leq$  3.3V input Depends on Source Impedance

#### **Table 7. Recommended Heat Sinks**

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
AAVID Thermalloy	375424B00034G	www.aavidthermalloy.com
Cool Innovations	4-050503P to 4-050508P	www.coolinnovations.com



#### **Safety Considerations**

The LTM4639 does not provide galvanic isolation from  $V_{\rm IN}$  to  $V_{\rm OUT}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

The fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top MOSFET fault. If the internal top MOSFET fails, then turning it off will not resolve the overvoltage, thus the internal bottom MOSFET will turn on indefinitely trying to protect the load. Under this fault condition, the input voltage will source very large currents to ground through the failed internal top MOSFET and enabled internal bottom MOSFET. This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. The LTM4639 does support overvoltage protection, overcurrent protection and overtemperature protection.

#### Layout Checklist/Example

The high integration of the LTM4639 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including  $V_{\text{IN}}$ , GND and  $V_{\text{OUT}}$ . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $V_{IN}$ , GND and  $V_{OUT}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on the pad, unless they are capped or plated over.
- Place test points on signal pins for testing.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the COMP and V<sub>FB</sub> pins together. Use an internal layer to closely connect these pins together.

Figure 21 gives a good example of the recommended layout.




Figure 21. Recommended PCB Layout



# TYPICAL APPLICATIONS




Figure 22. 2.375V to  $7V_{IN},\,1.5V$  at 20A Design





### TYPICAL APPLICATIONS




Figure 23. 1V at 40A, Two Parallel Outputs with 2-Phase Operation, 350kHz



# TYPICAL APPLICATIONS




Figure 24. 1.2V, 80A, Current Sharing with 4-Phase Operation



## PACKAGE DESCRIPTION



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

Pin Assignment Table (Arranged by Pin Number)

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	V <sub>IN</sub>	B1	V <sub>IN</sub>	C1	V <sub>IN</sub>	D1	GND	E1	GND	F1	GND
A2	V <sub>IN</sub>	B2	V <sub>IN</sub>	C2	V <sub>IN</sub>	D2	GND	E2	GND	F2	GND
A3	V <sub>IN</sub>	B3	V <sub>IN</sub>	C3	V <sub>IN</sub>	D3	GND	E3	GND	F3	GND
A4	V <sub>IN</sub>	B4	V <sub>IN</sub>	C4	V <sub>IN</sub>	D4	GND	E4	GND	F4	GND
A5	V <sub>IN</sub>	B5	V <sub>IN</sub>	C5	V <sub>IN</sub>	D5	GND	E5	GND	F5	GND
A6	V <sub>IN</sub>	B6	V <sub>IN</sub>	C6	V <sub>IN</sub>	D6	GND	E6	TEMP-	F6	TEMP <sup>+</sup>
A7	INTV <sub>CC</sub>	B7	C <sub>PWR</sub>	C7	GND	D7	-	E7	GND	F7	GND
A8	MODE_PLLIN	B8	-	C8	-	D8	GND	E8	-	F8	GND
A9	TRACK/SS	B9	OT_TEST	C9	GND	D9	INTV <sub>CC</sub>	E9	GND	F9	GND
A10	RUN	B10	-	C10	MTP2	D10	MTP5	E10	-	F10	-
A11	COMPA	B11	MTP1	C11	MTP3	D11	MTP6	E11	-	F11	PGOOD
A12	COMPB	B12	f <sub>SET</sub>	C12	MTP4	D12	MTP7	E12	EXTV <sub>CC</sub>	F12	V <sub>FB</sub>
PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	GND	H1	GND	J1	V <sub>OUT</sub>	K1	V <sub>OUT</sub>	L1	V <sub>OUT</sub>	M1	V <sub>OUT</sub>
G2	GND	H2	GND	J2	V <sub>OUT</sub>	K2	V <sub>OUT</sub>	L2	V <sub>OUT</sub>	M2	V <sub>OUT</sub>
G3	GND	H3	GND	J3	V <sub>OUT</sub>	K3	V <sub>OUT</sub>	L3	V <sub>OUT</sub>	M3	V <sub>OUT</sub>
G4	GND	H4	GND	J4	V <sub>OUT</sub>	K4	V <sub>OUT</sub>	L4	V <sub>OUT</sub>	M4	V <sub>OUT</sub>
G5	GND	H5	GND	J5	V <sub>OUT</sub>	K5	V <sub>OUT</sub>	L5	V <sub>OUT</sub>	M5	V <sub>OUT</sub>
G6	GND	H6	GND	J6	V <sub>OUT</sub>	K6	V <sub>OUT</sub>	L6	V <sub>OUT</sub>	M6	V <sub>OUT</sub>
G7	GND	H7	GND	J7	V <sub>OUT</sub>	K7	V <sub>OUT</sub>	L7	V <sub>OUT</sub>	M7	V <sub>OUT</sub>

Vout

V<sub>OUT</sub>

VOUT

\_

V<sub>OSNS</sub>+

J8

J9

J10

J11

J12

K8

K9

K10

K11

K12

L8

L9

L10

L11

L12

V<sub>OUT</sub>

V<sub>OUT</sub>

VOUT

VOUT

DIFF\_OUT

V<sub>OUT</sub>

V<sub>OUT</sub>

V<sub>OUT</sub>

Vout

V<sub>OUT\_LCL</sub>

M8

M9

M10

M11

M12

 $V_{\text{OUT}}$ 

V<sub>OUT</sub>

V<sub>OUT</sub>

V<sub>OUT</sub>

V<sub>OSNS</sub>-



G8

G9

G10

G11

G12

H8

H9

H10

H11

H12

GND

GND

\_

SGND

SGND

GND


GND

\_

SGND

PGOOD

# PACKAGE PHOTO







Figure 25.  $7V_{IN}$ , 5V at 20A Design



#### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.








Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

# TYPICAL APPLICATION



1.8V at 20A Design with Input Current and Temperature Monitoring

# **DESIGN RESOURCES**

SUBJECT	DESCRIPTION							
µModule Design and Manufacturing Resources	Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation ToolsManufacturing: • Quick Start Guide • PCB Design, Assembly and Manufacturing Guidelines • Package and Board Level Reliability							
µModule Regulator Products Search	Sort table of products by parameters and download the result as a spread sheet. Search using the Quick Power Search parametric table.							
	Quick Power Search         Input       V in (Min)       V V in (Max)       V         Output       V out       V       I out       A         Search							
TechClip Videos	Quick videos detailing how to bench test electrical and thermal performance of µModule products.							
Digital Power System Management	Linear Technology's family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.							

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4637	Higher V <sub>IN</sub> Range Than the LTM4639	$4.5V \le V_{IN} \le 20V, 20A$
LTM4611	Lower V <sub>IN</sub> Range Than the LTM4639	$1.5V \le V_{IN} \le 5.5V, 15A$ , Auxiliary $V_{BIAS}$ Not Required
LTM4644	Quad Output, 4A Each	$2.375V \le V_{IN} \le 14V$ , Low $V_{IN}$ Required Auxiliary $V_{BIAS}$ , Current Share to 16A
LTM4615	Triple Output, 4A, 4A, 1.5A	$2.375V \le V_{IN} \le 5.5V$ , Auxiliary $V_{BIAS}$ Not Required
LTM4616	Dual Output, 8A Each	$2.7V \le V_{IN} \le 5.5V$ , Current Share to 16A, Auxiliary V <sub>BIAS</sub> Not Required
LTM4608A	Lower I <sub>OUT</sub> and Smaller Package Than the LTM4639	$2.7V \le V_{IN} \le 5.5V$ , 8A, 9mm × 15mm × 2.8mm

