

# **FDC8601** N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET **100 V, 2.7 A, 109 m**Ω

## Features

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)}$  = 109 m $\Omega$  at V<sub>GS</sub> = 10 V, I<sub>D</sub> = 2.7 A
- Max  $r_{DS(on)}$  = 176 m $\Omega$  at V<sub>GS</sub> = 6 V, I<sub>D</sub> = 2.1 A
- High performance trench technology for extremely low r<sub>DS(on)</sub>
- High power and current handling capability in a widely used surface mount package

S

Pin 1

D

D

- Fast switching speed
- 100% UIL Tested
- RoHS Compliant





## **General Description**

This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench<sup>®</sup> process that incorporates Shielded Gate technology. This process has been optimized for  $r_{DS(on)}$ , switching performance and ruggedness.

## **Applications**

- Load Switch
- Synchronous Rectifier
- Primary Switch





## MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Parameter		Ratings	Units V	
V <sub>DS</sub>	Drain to Source Voltage	100			
V <sub>GS</sub>	Gate to Source Voltage		±20	V	
I <sub>D</sub>	Drain Current -Continuous	(Note 1a)	2.7	Α	
	-Pulsed		12		
E <sub>AS</sub>	Single Pulse Avalanche Energy	(Note 3)	13	mJ	
P <sub>D</sub>	Power Dissipation	(Note 1a)	1.6		
	Power Dissipation	(Note 1b)	0.8		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	

## **Thermal Characteristics**

$R_{\thetaJC}$	Thermal Resistance, Junction to Case	30	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1	a) 78	C/VV

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
.861	FDC8601	SSOT-6	7 "	8 mm	3000 units

May 2013

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
Off Chara	acteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V				V	
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , referenced to 25 °C		70		mV/°C	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±100	nA	
On Chara	acteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	2.0	3.0	4.0	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-8		mV/°C	
•		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.7 A		86	109	109	
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 6 \text{ V}, \text{ I}_{D} = 2.1 \text{ A}$		119	176	mΩ	
D3(01)		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 2.7 \text{ A}, \text{ T}_{J} = 125 \text{ °C}$			183		
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10 \text{ V}, I_D = 2.7 \text{ A}$		5		S	
C.	Input Canacitanco			155	210	nE	
C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance	─ V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz		155 46 2.2 0.9	210 65 5	pF pF pF	
C <sub>rss</sub> R <sub>g</sub>	Output Capacitance Reverse Transfer Capacitance Gate Resistance			46 2.2	65	pF pF	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchinę	Output Capacitance Reverse Transfer Capacitance			46 2.2	65	pF pF	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchinų	Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics	f = 1 MHz		46 2.2 0.9	65 5	pF pF Ω	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time			46 2.2 0.9 4.5	65 5 10	pF pF Ω ns	
C <sub>oss</sub> C <sub>rss</sub> Rg <b>Switchinų</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time	f = 1 MHz		46 2.2 0.9 4.5 1.3	65 5 10 10	pF pF Ω ns ns	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time	f = 1 MHz		46 2.2 0.9 4.5 1.3 7.6	65 5 10 10 16	pF pF Ω ns ns ns	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time	f = 1 MHz $V_{DD}$ = 50 V, $I_D$ = 2.7 A, $V_{GS}$ = 10 V, $R_{GEN}$ = 6 Ω		46 2.2 0.9 4.5 1.3 7.6 2	65 5 10 10 16 10	pF pF Ω ns ns ns ns	
C <sub>oss</sub> C <sub>rss</sub> Rg <b>Switching</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	f = 1  MHz V <sub>DD</sub> = 50 V, I <sub>D</sub> = 2.7 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω V <sub>GS</sub> = 0 V to 10 V		46 2.2 0.9 4.5 1.3 7.6 2 3	65 5 10 10 16 10 5	pF pF Ω ns ns ns ns nc	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, I_D = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $V_{DD} = 50 \text{ V}$		46 2.2 0.9 4.5 1.3 7.6 2 3 1.7	65 5 10 10 16 10 5	pF     pF     pF     Ω       ns     ns     ns     ns     nc     nC	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, I_D = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $V_{DD} = 50 \text{ V}$		46 2.2 0.9 4.5 1.3 7.6 2 3 1.7 0.9	65 5 10 10 16 10 5	pF     pF     pF     Ω       ns     ns     ns     ns     nc     nC	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub> Drain-So	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge         urce Diode Characteristics	$f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, I_D = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 50 \text{ V}$ $I_D = 2.7 \text{ A}$		46 2.2 0.9 4.5 1.3 7.6 2 3 1.7 0.9 0.8	65 5 10 10 16 10 5 3	pF     pF     pF     Ω       ns     ns     ns     ns     nc     nC	
C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g(TOT)</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Output Capacitance         Reverse Transfer Capacitance         Gate Resistance <b>g Characteristics</b> Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge         Total Gate Charge         Total Gate Charge         Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 50 \text{ V}, I_D = 2.7 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 5 \text{ V}$ $V_{DD} = 50 \text{ V}$		46 2.2 0.9 4.5 1.3 7.6 2 3 1.7 0.9	65 5 10 10 16 10 5	pF pF Ω ns ns ns nc nC nC nC	

1.  $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,CA}$  is determined by the user's board design.



3. Starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 3 A,  $V_{DD}$  = 100 V,  $V_{GS}$  = 10 V.

2. Pulse Test: Pulse Width < 300  $\mu s,$  Duty cycle < 2.0 %.


a. 78 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b.175 °C/W when mounted on a minimum pad of 2 oz copper


©2010 Fairchild Semiconductor Corporation FDC8601 Rev. C1

FDC8601 N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET




©2010 Fairchild Semiconductor Corporation FDC8601 Rev. C1


www.fairchildsemi.com



FDC8601 N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET

www.fairchildsemi.com





FDC8601 N-Channel Shielded Gate PowerTrench<sup>®</sup> MOSFET



SEMICONDUCTOR

### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ AX-CAP® BitSiC™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTI ™ Current Transfer Logic™ DEUXPEED® Dual Cool™ **EcoSPARK**<sup>®</sup> EfficentMax™ ESBC™ R

F Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

F-PFS™ FRFET® Global Power Resource<sup>SM</sup> Green Bridge™ Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ **ISOPLANAR™** Marking Small Speakers Sound Louder and Better™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ OptoHiT™ OPTOLOGIC<sup>®</sup> **OPTOPLANAR<sup>®</sup>** 

FPS™

 $(1)_{\mathbb{B}}$ PowerTrench<sup>®</sup> PowerXS™ Programmable Active Droop™ **QFĔT<sup>®</sup>** QS™ Quiet Series™ RapidConfigure™ тм Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ Solutions for Your Success™ SPM® STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SvncFET™

SYSTEM<sup>®\*</sup> GENERAL TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC<sup>®</sup> TriFault Detect™ TRUECURRENT®\* μSerDes™ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™

XS™

Sync-Lock™

\*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used here in:

- Life support devices or systems are devices or systems which, (a) are 1 intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.
		Rev