SP8650

600MHz ÷ 16

The SP8650 is an asynchronous emitter coupled logic counter which provides ECL 10K compatible outputs when external pulldown resistors are added. It requires an AC coupled input of 600mV p-p.

FEATURES

- ECL Compatible Outputs
- AC Coupled Inputs (Internal Bias)

QUICK REFERENCE DATA

- Supply Voltage: -5.2V
- Power Consumption: 300mW
- Temperature Range:
 - -55°C to +125°C (A Grade)
 - -30°C to +70°C (B Grade)




Fig.1 Pin connections - top view

ABSOLUTE MAXIMUM RATINGS

 Supply voltage
 -8V

 Output current
 10mA

 Storage temperature range
 -55 °C to +150 °C

 Max. junction temperature
 +175 °C

 Max. clock I/P voltage
 2.5V p-p

ORDERING INFORMATION

SP8650 A DG SP8650 B DG SP8650 AB DG SP8650 AC DG




Fig.2 Functional diagram


ELECTRICAL CHARACTERISTICS

Supply voltage: $V_{CC} = 0V$, $V_{EE} = -5.2V \pm 0.25V$ Temperature: A Grade Tamb = -55°C to +125°C B Grade Tamb = -30°C to +70°C

Characteristics	Symbol	Value		Units	Conditions	Notes
	Syllibor	Min.	Max.	Units	Conditions	
Maximum frequency	fmax	600		MHz	Input = 400-800mV p-p	1
(sinewave input)		ì	· ') i		
Minimum frequency	fmin		40	MHz	Input = 400-800mV p-p	Note 4
(sinewave input)						
Power supply current	lee		60	mΑ		Note 4
Output low voltage	Vol	-1.8	-1.5	l v i	VEE = -5.2V (25°C)	
Output high voltage	Vон	-0.85	-0.7	v	VEE = -5.2V (25°C)	

NOTES

- Unless otherwise stated the electrical characteristics shown above are guaranteed over specified supply, frequency and temperature range.
 The temperature coefficients of V_{OH} = +1.63mV/°C and V_{OL} = +0.94mV/°C but these are not tested.
 The test configuration for dynamic testing is shown in Fig.5.
 Tested at 25° only.



specified in table of Electrical Characteristics

*Tested as

Fig.3 Typical input characteristic of SP8650A




Fig.4 Typical input impedance. Test conditions: supply voltage -5.2V, ambient temperature 25° C, frequencies in MHz, normalised to 50 ohms. 3-115

OPERATING NOTES

- The clock inputs (pins 8 and 10) can be driven singleended or differentially and should be capacitively coupled to the signal source. The input signal path is completed by connecting a capacitor from the internal bias decoupling, pin 12, to ground.
- 2. If no signal is present the device will self-oscillate. If this is undesirable it may be prevented by connecting a 10k resistor from one of the inputs to VEE. This will reduce the input sensitivity by approximately 100mV.
- 3. The circuit will operate down to DC but slew rate must be better than $100V/\mu s$.
- 4. The outputs are compatible with ECL II. There is an internal load of 4k at each output. The output can be interfaced to ECL 10K by addition of two resistors.
- 5. Input impedance is a function of frequency. See Fig. 4.
- 6. All components should be suitable for the frequency in




Fig.5 Test circuit




Fig.6 Typical application showing interfacing




Fig.7 Interfacing to ECL 10K