

#### GENERAL DESCRIPTION

.DataSheet4U.com

NJU7380 is a controller with transrator which convert from input step and direction pulse to driver's phase signal for full and half step.

NJU7380 translates from pulse input signal (Serial interface) to phase signal input, so NJM3700 series dual channel bipolar drivers or NJM2672 dual H-bridge driver can be easily controlled by a micro processor.

NJU7380 is also including Auto Current Down (ACD) circuit which is suitable for reducing power dissipation of power devices and motor.


PACKAGE OUTLINE

NJU7380E

#### ■FEATURES

- Operating Voltage  $V_{DD}$ =4.75 ~ 5.25V
- Absolute Maximum Voltage 7V
- Half -step and Full step Operation
- Internal Phase Logic
- Phase Logic Reset Terminal(RESET)
- Internal Auto Current Down Function
- Specially matched to NJM3775,NJM3777 and NJM2672.
- C-MOS Technology
- Package Outline EMP14

#### ■ PIN CONFIGURATIONS





New Japan Radio Co., Ltd.

## NJU7380

www.DataSheet4U.com

#### BLOCK DIAGLAM




Fig.2 Block Diagram

## ■ PIN DESCRIPTION

Pin	Pin name	Description
1	DIR	Direction command input for determining motor turning direction
2	STEP	Motor steeping pulse input, phase logic operation triggered by negative edge of STEP signal
3	HSM	Half/Full step mode switching input H level in full step mode and L level in half step mode
4	RESET	Phase logic initial input
5	MO	Phase output initial status detection output
6	Ct	A value of connected capacitor determines lock detection time (Ton) and auto resume time (Toff)
7	SGND	SGND (Logic GND) and PGND (Analog GND) is not connect in the IC
8	PGND	SGND and PGND pins should be connected ground respectively.
9	ACD	Auto Current Down output terminal L level in active
10	DIS2	Step sequence output terminals
11	DIS1	P1/DIS1(P2/DIS2) determine a sequence output on Phase1(2) for driver IC
12	P2	P1(P2) determine a motor current direction on Phase1(2) for driver IC
13	P1	DIS1(DIS2) determine a phase current OFF mode at the half-step
14	V <sub>DD</sub>	Logic power supply voltage terminal

New Japan Radio Co., Ltd.

#### ■ ABSOLUTE MAXIMUM RATINGS

■ ABSOLUTE MAXIMUM RATIN	GS		(Ta=25°C)
PARAMETER	RATINGS	SYMBOL [unit]	NOTE
Supply Voltage	+7.0	V <sub>DD</sub> [V]	
Input Voltage	$-0.3 \sim V_{DD}$ +0.3	V <sub>ID</sub> [V]	
Output Current	10	I <sub>O</sub> [mA]	
Operating Temperature Range	-40 ~ 85	T <sub>OPR</sub> [°C]	
Storage Temperature Range	-40 ~ +125	T <sub>STG</sub> [°C]	
Power Dissipation	300	P <sub>D</sub> [mW]	Device itself

## ■ RECOMMENDED OPERATING CONDITIONS

V<sub>DD</sub>=4.75V~5.25V

## ■ ELECTRICAL CHARACTERISTICS

	ACTERISTICS	6		(	V⁺=5V, Ta	=25°C)
PARAMETER	SYSMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>DD</sub>	-	-	3.0	4.0	mA
H Level Input Voltage	V <sub>IH</sub>	-	3.5	-	-	V
L Level Input Voltage	VIL	-	-	-	1.5	V
H Level Input Current	I <sub>H</sub>	-	-	100	150	μA
L Level Input Current	I <sub>IL</sub>	-	-	-100	-150	μA
Phase Output Saturation Voltage	VP	I <sub>P</sub> =5mA	-	-	0.5	V
DIS Output Saturation Voltage	V <sub>DIS</sub>	I <sub>DIS</sub> =5mA	-	-	0.5	V
VR Detection Voltage	V <sub>VR</sub>	I <sub>MO</sub> =5mA	-	-	0.5	V
MO Output Saturation Voltage	V <sub>MO</sub>	I <sub>MO</sub> =5mA	-	-	0.5	V
Output Leak Current	I <sub>LEAK</sub>	V <sub>DD</sub> =7V	-	-	1	μA
Power Down ON Time	T <sub>ON</sub>	C <sub>T</sub> =0.1μF	140	200	260	ms
Turn ON Time	T <sub>DON</sub>	-	-	-	3	μs
Turn OFF Time		-	-	-	3	μs
Set-up Time	Ts	-	400	-	-	ns
Step-pulse Continuation Time	V <sub>SPC</sub>	-	800	-	-	ns

NJU7380

www.DataSheet4U.com

#### ■ APPLACATION INFORMATION




Fig.3 Typical stepper motor driver application with NJM3775.

#### ■ FUNCTIONAL DESCRIPTION

NJU7380 is a transrator, intended to convert from input step and direction pulse to driver's phase signal for 2phase stepper motor driver. Motor control is simply attained only by the pulse generator because you use it by NJM3775 and the set.

#### LOGIC INPUT

NJU7380 contains all phase logic necessary to control the motor in a proper way. If any of the logic inputs are left open, the circuit will accept it as a HIGH level. In order to make noise-proof nature into the maximum, it is necessary to connect an idle input terminal to  $V_{DD}$  level.

#### • STEP - Stepping pulse

The built-in phase logic sequencer goes UP on every negative edge of the STEP signal (pulse). In full step mode, the pulse turns the stepping motor at the basic step angle. In half step mode, two pulses are required to turn the motor at the basic step angle.

The DIR (direction) signal and HSM (half/full mode) are latched to the STEP negative edge and must therefore be established before the start of the negative edge. Note the setup time ts in Figure 4.

• DIR - direction

The DIR signal determines the step direction. The direction of the stepping motor depends on how the NJU7380 and NJM3775 are connected to the motor. Although DIR can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See the timing chart in Figure 4.

New Japan Radio Co., Ltd.

#### www.DataSheet4U.com

#### • HSM - half/full step mode switching

This signal determines whether the stepping motor turns at half step or full step mode. The built-in phase logic is set to the half step mode when HSM is low level. Although HSM can be modified this should be avoided since a misstep of 1 pulse increment may occur if it is set simultaneous with the negative edge. See the timing chart in Figure 4.

RESET

A two-phase stepping motor repeats the same winding energizing sequence every angle that is a multiple of four of the basic step. The phase logic sequence is repeated every four pulses in the full step mode and every eight pulses in the half step mode.

RESET forces to initialize the phase logic to sequence start mode.

When RESET is at L level, the phase logic is initialized and the energizing pattern of phase logic at sequence start is output. At this time, the STEP input of phase logic will be ignored during the RESET is at L level.

#### ■ POR – power on and reset function

The internal power-on and reset circuit, which is connected to Vcc, resets the phase logic and turns off phase output when the power is supplied to prevent missteps.

Each time the power is turned on, the energizing pattern of phase logic at sequence start is output.

#### ■ MO – origin monitor

At sequence start of the phase logic or after POR or external RESET, an L level output is made to indicate to external devices that the energizing sequence is in initial status.

In a system using a stepping motor, the device sensor and the MO AND function enable a higher resolution detection of motor origin.




Fig.4 Timing chart

# NJU7380

www.DataSheet4U.com

## ■ TIMING CHART

Fig.5-1 Full-step mode,forward 4-step sequence

	P	OR	_	1	2	3	4	1	2	3	4	1	
DIR	н		<b>V</b>										
HSM	н	<u> </u>											
STEP	н	8—											
		8 8					 	 	 				
PA	OFF										 		
РВ	OFF	8—											
DISA	ON												
DISB	ON												
МО	ON			Г	_			Г	_			Г	_
	1 1 1												

Fig.5-2 Full-step mode, reverse 4-step sequence

	P		1	2	3	4	1	2	3	4	1
DIR	L	" ▼									
HSM	н	×									
STEP	н	×	L								
PA	OFF										
PB	OFF	×	i								7
DISA	ON	×									
DISB	ON	*									
MO	ON	*	-			٦		_	_	٦	
		8									

Fig.5-3 Half-step mode,forward
8-step sequence

	P	OR		1	2	2	3	4	5	6	7	8	1	
DIR	н	¥	/						 					
HSM	L	×												_
STE	н	8												
		8												
<b>D</b> A		×												
	OFF	*							_	 	 	 	 Ļ	_
РВ	OFF	×—					-				Г			-
DISA		×							ſ				Г	—
DISB	ON						ſ							
МО	ON	8						 					Г	_
		*												

## Fig.5-4 Half-step mode,reverse 8-step sequence

	P	0R	_	1	2		3	4	5	6	7	8		1	
DIR	L	8	•												
HSM	L	8													
STEP	н	8-				Г			1				1		
		<u> </u>													
PA	OFF	88							<u> </u>		<b>.</b>				
PB	OFF	W-												<u>ا</u>	
DISA	ON							1							
DISB	ON														_
MO	ON	Ŭ.						 							
	į.	88													

New Japan Radio Co., Ltd.

www.DataSheet4U.com

■ ACD – auto current down function

The ACD feature monitors step signals and sets the ACD pin output to H when the negative edge of a STEP signal is input. It then sets the ACD output to L after a time ( $T_{ON}$ ) that is fixed by the capacitor that is connected to the Ct pin.

By combining this pin with the VR pin that determines motor current for the NJM3775 motor, it is possible to reduce current when stopping the motor.

If the next negative edge of a STEP is input during the time  $T_{ON}$ , an internal retrigger will operate, maintaining the ACD pin's H output.

That is, after the final negative edge of a STEP is input, ACD H output is maintained during the time  $T_{ON}$ , after which it is set to L.

The time  $T_{ON}$  must be long enough to securely stop the stepping motor.

Approximately 100mS is usually sufficient for normal applications.

The following expression determines the time  $T_{\text{ON}}$ .

Ton[ms]=3×10<sup>9</sup>×Ct[F]




Fig.6 ACD Operation Timing Diagram

[CAUTION]
The specifications on this databook are only

given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

New Japan Radio Co., Ltd.

www.DataSheet4U.com