


MC10,100/10,200 Series (-30 to +85°C)

MC10,500/10,600 Series (-55 to +125°C)

MECL 10,000 has an excellent speed-power product, has relatively slow rise and fall times, and transmission-line drive capability. The combination of versatile logic functions and the 2.0 ns propagation delay make MECL 10,000 a versatile family for data handling and processing systems.

Circuit design with MECL 10,000 is unusually convenient. The differential amplifier input and emitter-follower output permit high fanout, the wired-OR option, and complementary outputs. MECL III is directly compatible with MECL 10,000, and can be used to extend the speed capability of the MECL 10,000 series.

FUNCTIONS AND CHARACTERISTICS ($V_{CC} = 0$, $V_{EE} = -5.2$ V, $T_A = 25^\circ\text{C}$)



Function	Type ①		Propagation Delay ns typ	Power Dissipation mW typ/pkg*	Case
	-30 to +85°C	-55 to +125°C			
Quad 2-Input NOR Gate With Strobe	MC10100	—	2.0	100	620
Quad OR/NOR Gate	MC10101	MC10501	2.0	100	620,648,650
Quad 2-Input NOR Gate	MC10102	MC10502	2.0	100	620,648,650
Quad 2-Input OR Gate	MC10103	—	2.0	100	620
Quad 2-Input AND Gate	MC10104	MC10504	2.7	140	620,648,650
Triple 2-3-2-Input OR/NOR Gate	MC10105	MC10505	2.0	90	620,648,650
Triple 4-3-3-Input NOR Gate	MC10106	MC10506	2.0	90	620,648,650
Triple 2-Input Exclusive OR/Exclusive NOR	MC10107	MC10507	2.5	110	620,648,650
Dual 4-5-Input OR/NOR Gate	MC10109	MC10509	2.0	60	620,648,650
Dual 3-Input 3-Output OR Gate	MC10110	—	2.4	160	620,648
Dual 3-Input 3-Output NOR Gate	MC10111	—	2.4	160	620,648
Quad Exclusive OR Gate	MC10113	—	2.5	175	620
Triple Line Receiver	MC10114	MC10514	2.4	145	620,648,650
Quad Line Receiver	MC10115	MC10515	2.0	110	620,648,650
Triple Line Receiver	MC10116	MC10516	2.0	85	620,648,650
Dual 2-Wide 2-3-Input OR-AND/OR-AND-INVERT Gate	MC10117	MC10517	2.3	100	620,648,650
Dual 2-Wide 3-Input OR-AND Gate	MC10118	MC10518	2.3	100	620,648,650
4-Wide 4-3-3-Input OR-AND Gate	MC10119	MC10519	2.3	100	620,648,650
4-Wide OR-AND/OR-AND-INVERT Gate	MC10121	MC10521	2.3	100	620,648,650
Triple 4-3-3-Input Bus Driver	MC10123	—	3.0	310	620
Quad MTTL to MECL Translator	MC10124	MC10524	3.5	380	620,648,650
Quad MECL to MTTL Translator	MC10125	MC10525	4.5	380	620,648,650
Dual MECL to MOS Translator	MC10127	—	—	—	620
Bus Driver	MC10128	—	12.0	700	620
Quad Bus Receiver	MC10129	—	10.0	750	620
Dual Latch	MC10130	MC10530	2.5	155	620,648,650
Dual Type D Master-Slave Flip-Flop	MC10131	MC10531	$f = 160$ MHz	235	620,648,650
Dual Multiplexer With Latch and Common Reset	MC10132	—	3.0	225	620,648
Quad Latch	MC10133	MC10533	4.0	310	620,648,650
Multiplexer with Latch	MC10134	—	3.0	225	620,648
Dual J-K Master-Slave Flip-Flop	MC10135	MC10535	$f = 140$ MHz	280	620,648,650
Universal Hexadecimal Counter	MC10136	MC10536	$f = 150$ MHz	625	620,650

① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package (i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)




*External Load Power not included.

DATA SELECTORS/MULTIPLEXERS

(continued)



LATCHES



QUAD LATCH

MC10533

TRUTH TABLE


$\bar{C}$	C	D	Q_{n+1}
H	ϕ	ϕ	L
L	L	ϕ	Q_n
L	H	L	L
L	H	H	H

ϕ = Don't Care
 $C = C_C + \bar{C}\bar{E}$

$P_D = 310 \text{ mW typ}$
 $t_{pd} = 4.0 \text{ ns typ}$

The MC10533 is a high speed, low power, MECL quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs. Open emitters allow a large number of outputs to be wire-ORed together. Latch outputs are gated, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on negative going transition of the clock.

POSITIVE LOGIC





Numbers at end of terminals are pin numbers for L package (Case 620).
Numbers in parenthesis denotes pin numbers for F package (Case 650).

Case	VCC1	VCC2	VEE
620	Pin 1	Pin 16	Pin 8
650	Pin 5	Pin 4	Pin 12

ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs are tested in the same manner.



L SUFFIX
CERAMIC PACKAGE
CASE 620

@ Test
Temperature
-55°C
+25°C
+125°C

TEST VOLTAGE VALUES									
(Volts)									
V_{IHmax}	V_{ILmin}	V_{IHmin}	V_{IHmax}	V_{EE}					
-0.880	-1.920	-1.255	-1.510	-5.2					
-0.780	-1.850	-1.105	-1.475	-5.2					
-0.630	-1.820	-1.000	-1.400	-5.2					

TEST VOLTAGE APPLIED TO PINS LISTED BELOW:									
V_{IHmax}	V_{ILmin}	V_{IHmin}	V_{IHmax}	V_{EE}	Gnd				
3	13	—	—	8	1,16				
4	—	—	—	8	1,16				
5	—	—	—	8	1,16				
13	—	—	—	8	1,16				
3	3	—	—	8	1,16				
3,4	—	—	—	8	1,16				
3,13	—	—	—	8	1,16				
13	3	—	—	8	1,16				
3,5,13	—	—	—	8	1,16				
4	3	—	—	8	1,16				
3,4	—	—	5	8	1,16				
4	—	3	—	8	1,16				
3,4	—	—	—	8	1,16				
3	—	—	—	8	1,16				
—	—	—	4	8	1,16				
—	—	4	—	8	1,16				
3	—	—	—	8	1,16				
3	—	13	—	8	1,16				
3,4	—	5	—	8	1,16				
4	—	—	3	8	1,16				
4	—	—	—	8	1,16				
—	—	—	—	8	1,16				
3	—	—	—	8	1,16				
3	—	—	13	8	1,16				
						+1.11 V	Pulse In	Pulse Out	-3.2 V +2.0 V
4	—	3	2	8	1,16				
3*	—	4	2	8	1,16				
—	—	5	2	8	1,16				
—	—	3	2	8	1,16				
—	—	3	2	8	1,16				
4	—	3	2	8	1,16				
4	—	3	2	8	1,16				


*Output level to be measured after a clock pulse has been applied to the clock input (Pin 4).

††Data input at proper high/low level while clock pulse is high so that device latches at proper high/low level for test. Levels are measured after device has latched.

* Latch set to zero state before test.

V_{IHmax}
 V_{ILmin}

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C



APPLICATION INFORMATION

The MC10533 device consists of four bistable latch circuits with D type inputs and gated Q outputs. When the clock is high the outputs will follow the D inputs.

The latch will store the data on the falling edge of the clock. The outputs are gated when the output enable is low. All four latches may be clocked at one time with the common clock, or each half may be clocked separately with its clock. This device is useful as a temporary storage element in high speed central processors, accumulators, register files, digital communication systems, instrumentation and test equipment.