

# 512/1K/2K/4K x 9-bit First-In/First-Out (FIFO) with Flags + OE

L8C2011/2021  
L8C2031/2041

## FEATURES

- ❑ First-In/First Out (FIFO) using Dual-Port Memory
- ❑ High Speed — to 15 ns Access Time
- ❑ Asynchronous and Simultaneous Read and Write
- ❑ Fully Expandable by both Word Depth and/or Bit Width
- ❑ Empty and Full Warning Flags
- ❑ Independent Output Enable Control Pin OE
- ❑ Almost Full or Empty Flag
- ❑ Auto Retransmit Capability
- ❑ Plug Compatible with IDT720xx
- ❑ Package Styles Available:
  - 32-pin Plastic DIP
  - 32-pin Plastic LCC
  - 32-pin Ceramic LCC

## DESCRIPTION

The L8C2011, L8C2021, L8C2031, and L8C2041 are dual-port First-In/First-Out (FIFO) memories. The FIFO memory products are organized as:

- L8C2011 – 512 x 9-bit
- L8C2021 – 1024 x 9-bit
- L8C2031 – 2048 x 9-bit
- L8C2041 – 4096 x 9-bit

Each memory utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty flags are provided to prevent data overflow and underflow. Three additional pins are also provided to allow for unlimited expansion in both word size and depth. Depth Expansion does not result in a flow-through penalty. The parts are hooked up with the data and control signals in


parallel. The active device is determined by the Expansion In (XI) and Expansion Out (XO) signals which are daisy chained from device to device.

The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. The write operation occurs when the Write (W) signal is LOW. Read occurs when Read (R) goes LOW and Output Enable (OE) is LOW. The nine data outputs go to the high impedance state when R is HIGH or the OE is HIGH. A Retransmit (RT) capability allows for reset of the read pointer when RT is pulsed LOW, allowing for retransmission of data from the beginning. Read Enable (RE) and Write Enable (WE) must both be HIGH during a retransmit cycle, and then R is used to access the data. A Half Full (HF) output flag is available in the single device and width expansion modes. In the depth expansion configuration, this pin provides the Expansion Out (XO) information which is used to tell the next FIFO that it will be activated.

The FIFOs are designed to have the fastest data access possible. Even in lower cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.

The FIFOs are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Latchup and static discharge protection is provided on-chip. The FIFOs can withstand an injection current of up to 200 mA on any pin without damage.



**LOGIC**

DEVICES INCORPORATED

FIFO Products

**MAXIMUM RATINGS** Above which useful life may be impaired (Notes 1 and 2)

Storage temperature .....	-65°C to +150°C
Operating ambient temperature .....	-55°C to +125°C
V <sub>CC</sub> supply voltage with respect to ground .....	-0.5 V to +7.0 V
DC voltage applied to outputs in High Z state .....	-0.5 V to +7.0 V
DC input voltage .....	-3.0 V to +7.0 V
Power Dissipation .....	1.0 W
Output current into low outputs .....	20 mA
Latchup current .....	> 200 mA

**OPERATING CONDITIONS** To meet specified electrical and switching characteristics

Mode	Temperature Range (Ambient)	Supply Voltage (V <sub>CC</sub> )
Active Operation, Commercial	0°C to +70°C	5.0 V ±10%
Active Operation, Military	-55°C to +125°C	5.0 V ±10%

**ELECTRICAL CHARACTERISTICS** Over Operating Conditions

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.0 mA, V <sub>CC</sub> = Min.	2.4			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> = Min.			0.4	V
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	(Note 3)	-3.0		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		+10	μA
I <sub>OZ</sub>	Output Leakage Current	R ≥ V <sub>IH</sub> , GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-10		+10	μA
I <sub>OS</sub>	Output Short Current	V <sub>OUT</sub> = GND, V <sub>CC</sub> = Max (Note 4)			-150	mA
I <sub>CC2</sub>	V <sub>CC</sub> Current, Standby	All Inputs = V <sub>IH</sub> MIN (Notes 7, 17)			35	mA
I <sub>CC3</sub>	V <sub>CC</sub> Current, Powerdown	All Inputs = V <sub>CC</sub> (Note 13)			20	mA
C <sub>IN</sub>	Input Capacitance	Ambient Temp = 25°C, V <sub>CC</sub> = 4.5 V			5	pF
C <sub>OUT</sub>	Output Capacitance	Test Frequency = 1 MHz (Note 8)			7	pF

Symbol	Parameter	Test Condition	L8C2011/2021/2031/2041-					Unit
			50	35	25	20	15	
I <sub>CC1</sub>	V <sub>CC</sub> Current, Active	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA (Notes 5, 6, 17)	80	90	90	100	100	mA
F <sub>s</sub>	Shift Frequency		15	20	25	33	40	MHz

## SIGNAL DESCRIPTIONS

### INPUTS

#### RESET ( $\overline{RS}$ )

Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read enable ( $\overline{R}$ ) and Write enable ( $\overline{W}$ ) inputs must be in the high state during the window shown (i.e.,  $t_{WHSH}$  before the rising edge of  $\overline{RS}$ ) and should not change until  $t_{SIWL}$  after the rising edge of  $\overline{RS}$ . Half-Full Flag ( $\overline{HF}$ ) will be reset to high after Reset ( $\overline{RS}$ ).

#### WRITE ENABLE ( $\overline{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data setup and hold time must be adhered to with respect to the rising edge of the Write enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go high after  $t_{RHFH}$ , allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

#### OUTPUT ENABLE ( $\overline{OE}$ )

The data outputs  $Q_0$ – $Q_8$  are enabled when  $\overline{OE}$  is low. Once enabled, the outputs behave according to the condition of  $\overline{R}$  and  $\overline{EF}$ . When the  $\overline{OE}$  is high, the outputs  $Q_0$ – $Q_8$  go to the high impedance state regardless of the value of  $\overline{R}$  and  $\overline{EF}$ . The  $\overline{OE}$  pin only inhibits the output buffers. It does not inhibit incrementing of the read pointer, therefore, it is possible to move the read pointer and have the  $Q_0$ – $Q_8$  bus remain tristated.

#### READ ENABLE ( $\overline{R}$ )

A read cycle is initiated on the falling edge of the Read enable ( $\overline{R}$ ) provided the Empty Flag ( $\overline{EF}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operation. After Read enable ( $\overline{R}$ ) goes high, the Data Outputs ( $Q_0$ – $Q_8$ ) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag ( $\overline{EF}$ ) will go low, allowing the “final” read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{EF}$ ) will go high after  $t_{WHEH}$  and a valid read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes in  $\overline{R}$  will not affect the FIFO when it is empty.

#### FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first

loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In ( $\overline{XI}$ ).

The FIFOs can be made to retransmit data when the Retransmit enable control (RT) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read enable ( $\overline{R}$ ) and Write enable ( $\overline{W}$ ) must be in the high state during retransmit. This feature is useful when less than the full memory has been written between resets. Retransmit will affect the Half-Full Flag ( $\overline{HF}$ ), depending on the relative locations of the read and write pointers. The retransmit feature is not compatible with the Depth Expansion Mode.

#### EXPANSION IN ( $\overline{XI}$ )

This input is a dual-purpose pin. Expansion In ( $\overline{XI}$ ) is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

#### DATA INPUTS ( $D_0$ – $D_8$ )

Data input signals for 9-bit wide data. Data has setup and hold time requirements with respect to the rising edge of  $\overline{W}$ .

### OUTPUTS

#### FULL FLAG ( $\overline{FF}$ )

The Full Flag ( $\overline{FF}$ ) will go low, inhibiting further write operation, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go low after 512 writes for the L8C2011, 1024 writes for the L8C2021, 2048 writes for the L8C2031, and 4096 writes for the L8C2041.

#### EMPTY FLAG ( $\overline{EF}$ )

The Empty Flag ( $\overline{EF}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

#### EXPANSION OUT/HALF-FULL FLAG ( $\overline{XO}/\overline{HF}$ )

This is a dual-purpose output. In the Single Device Mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then deasserted by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DEVICES INCORPORATED

FIFO Products

**ALMOST-EMPTY/ALMOST-FULL FLAG (AEF)**

The  $\overline{\text{AEF}}$  signal indicates that the FIFO is between Empty and 1/8 Full or between 7/8 Full and Full. The distinction between Almost-Empty and Almost-Full can be made by using  $\overline{\text{AEF}}$  in conjunction with  $\overline{\text{HF}}$ . The  $\overline{\text{AEF}}$  signal is primarily designed for use in standalone applications.

**DATA OUTPUTS (Q0–Q8)**

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read enable ( $\overline{\text{R}}$ ) is high,  $\text{OE}$  is high, or the device is empty.

STATUS FLAGS							
NUMBER OF WORDS IN FIFO				FF	AEF	HF	EF
512	1K	2K	4K				
0	0	0	0	H	L	H	L
1-63	1-127	1-255	1-511	H	L	H	H
64-128	128-512	256-1024	512-2048	H	H	H	H
129-448	513-896	1025-1792	2049-3584	H	H	L	H
449-511	897-1023	1793-2047	3585-4095	H	L	L	H
512	1024	2048	4096	L	L	L	H

**OPERATING MODES****SINGLE DEVICE MODE**

A single FIFO may be used when the application requirements are for the number of words in a single device. The FIFOs are in a Single Device Configuration when the Expansion In ( $\overline{\text{XI}}$ ) control input is grounded. In this mode the Half-Full Flag ( $\overline{\text{HF}}$ ), which is an active low output, is the active function of the combination pin  $\overline{\text{XO}}/\overline{\text{HF}}$ .

**WIDTH EXPANSION MODE**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\text{AEF}}$ ,  $\overline{\text{EF}}$ ,  $\overline{\text{FF}}$ , and  $\overline{\text{HF}}$ ) can be detected from any one device. Any word width can be attained by adding additional FIFOs. Flag detection is accomplished by monitoring the  $\overline{\text{AEF}}$ ,  $\overline{\text{FF}}$ ,  $\overline{\text{EF}}$ , and  $\overline{\text{HF}}$  signals on either (any) device used in the width expansion configuration. **Do not connect any output signals together.**

**DEPTH EXPANSION (DAISY CHAIN) MODE**

The FIFOs can easily be adapted to applications where the requirements are for greater than the number of words in a single device. Any depth can be attained by adding additional FIFOs. The FIFOs operates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\text{FL}}$ ) control input.
2. All other devices must have  $\overline{\text{FL}}$  in the high state.
3. The Expansion Out ( $\overline{\text{XO}}$ ) pin of each device must be tied to the Expansion In ( $\overline{\text{XI}}$ ) pin of the next device with the last device connecting back to the first.
4. External logic is needed to generate a composite Full Flag ( $\overline{\text{FF}}$ ) and Empty Flag ( $\overline{\text{EF}}$ ). This requires the ORing of all  $\overline{\text{EF}}$ s and ORing of all  $\overline{\text{FF}}$ s (i.e., all must be set to generate the correct composite  $\overline{\text{FF}}$  or  $\overline{\text{EF}}$ ).
5. The Retransmit ( $\overline{\text{RT}}$ ) function and Half-Full Flag ( $\overline{\text{HF}}$ ) are not available in the Depth Expansion Mode.

**BIDIRECTIONAL MODE**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing FIFOs. Care must be taken to assure that the appropriate flag is monitored by each system, i.e.,  $\overline{\text{FF}}$  is monitored on the device when  $\overline{\text{W}}$  is used;  $\overline{\text{EF}}$  is monitored on the device when  $\overline{\text{R}}$  is used). Both Depth Expansion and Width Expansion may be used in this mode.

**DATA FLOW-THROUGH MODES**

Two types of flow-through modes are permitted: a read flow-through and write flow-through mode. For the read flow-through mode, the FIFO permits the reading of a single word after writing one word data into an empty FIFO. The data is enabled on the bus in ( $\text{tw}(\overline{\text{WEH}} + \text{tr}(\overline{\text{LQV}}))$  ns after the rising edge of  $\overline{\text{W}}$ , called the first write edge, and it remains on the bus until the  $\overline{\text{R}}$  line is raised from low-to-high, after which the bus would go into a three-state mode after  $\text{tr}(\overline{\text{HQZ}})$  ns. The  $\overline{\text{EF}}$  line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that  $\overline{\text{R}}$  is low, more words can be written to the FIFO (the subsequent writes after the first write edge will be de-assert the Empty Flag). However, the same word (written on the first write edge) presented to the output bus as the read pointer, would not be incremented when  $\overline{\text{R}}$  is low. On toggling  $\overline{\text{R}}$ , the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.

In the write flow-through mode, the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{\text{R}}$  line causes the  $\overline{\text{FF}}$  to be de-asserted but the  $\overline{\text{W}}$  line, being low, causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{\text{W}}$ , the new word is loaded in the FIFO. The  $\overline{\text{W}}$  line must be toggled when  $\overline{\text{FF}}$  is not asserted to write new data in the FIFO and to increment the write pointer. The user must be aware that there is no minimum value for  $\text{tr}(\overline{\text{LEL}})$  and  $\text{tw}(\overline{\text{LFL}})$ . These pulses may be slight during some operating conditions and lot variations.

**LOGIC**

DEVICES INCORPORATED

**FIFO Products**


**SWITCHING CHARACTERISTICS** *Over Operating Range (ns)*

**TIMING REFERENCES**



Symbol	Parameter	L8C2011/2021/2031/2041-									
		50		35		25		20		15	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tRLRL	Read Cycle Time	65		45		35		30		25	
tRLOV	Read Low to Output Valid (Access Time)		50		35		25		20		15
tRHRL	Read High to Read Low (Notes 9, 10)	15		10		10		10		8	
tRLRH	Read Low to End of Read Cycle (Notes 9, 10)	50		35		25		20		15	
tRLOZ	Read Low to Output Low Z (Note 2)	10		5		5		5		3	
tRHQV	Read High to Output Valid	5		5		5		5		5	
tRHOZ	Read High to Output High Z (Note 15)		30		20		10		10		10
tWLWL	Write Cycle Time (Note 10)	65		45		35		30		25	
tWLWH	Write Low to Write High (Notes 9, 10)	50		35		25		20		15	
tWHWL	Write High to End of Write Cycle (Notes 9, 10)	15		10		10		10		8	
tDVWH	Data Valid to Write High (Notes 9, 10)	30		18		15		15		10	
tWHDX	Write High to Data Change (Notes 9, 10)	5		0		0		0		0	
tSLSH	Reset Cycle Time (Notes 10, 11)	50		35		25		20		15	
tSLWL	Reset Low to Write Low (Notes 10, 11)	65		45		35		30		25	
tWHSW	Write High to Reset High (Notes 10, 11)	50		35		25		20		15	
tRHSW	Read High to Reset High (Notes 10, 11)	50		35		25		20		15	
tSHWL	Reset High to Write Low (Notes 10, 11)	15		10		10		10		8	
tSLEL	Reset Low to Empty Flag Low	65		45		35		30		25	
tSLHH	Reset Low to Half-Full Flag High	65		45		35		30		25	
tSLFH	Reset Low to Full Flag High	65		45		35		30		25	
tSLAL	Reset Low to Almost Empty/Full Flag Low	65		45		35		30		25	

3

**ASYNCHRONOUS READ AND WRITE OPERATION**






**RESET TIMING**



**SWITCHING CHARACTERISTICS** *Over Operating Range (ns)*

TIMING REFERENCES		L8C2011/2021/2031/2041-									
		50		35		25		20		15	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t <sub>RLQV</sub>	Read Low to Output Valid		50		35		25		20		15
t <sub>RLEL</sub>	Read Low to Empty Flag Low		45		30		25		20		15
t <sub>RHFH</sub>	Read High to Full Flag High		45		30		25		25		25
t <sub>WHEH</sub>	Write High to Empty Flag High		45		30		25		25		25
t <sub>WLFL</sub>	Write Low to Full Flag Low		45		30		25		20		15
t <sub>TLAL</sub>	Retransmit Cycle Time	65		45		35		30		25	
t <sub>TLTH</sub>	Retransmit Low to End of Retransmit Cycle (Notes 10, 11)	50		35		25		20		15	
t <sub>AHTH</sub>	Read/Write High to Retransmit High (Notes 9, 10, 11)	50		35		25		20		15	
t <sub>THAL</sub>	Retransmit High to Read/Write Low (Note 10)	15		10		10		10		8	




**SWITCHING CHARACTERISTICS** *Over Operating Range (ns)*

**TIMING REFERENCES**


		L8C2011/2021/2031/2041-									
		50		35		25		20		15	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t <sub>RHFH</sub>	Read High to Full Flag High		45		30		25		25		25
t <sub>EHRH</sub>	Read Pulse Width After Empty Flag High	50		35		25		20		15	
t <sub>WHEH</sub>	Write High to Empty Flag High		45		30		25		25		25
t <sub>WLHL</sub>	Write Low to Half-Full Flag Low		65		45		35		30		25
t <sub>RHHH</sub>	Read High to Half-Full Flag High		65		45		35		30		25
t <sub>FWWH</sub>	Write Pulse Width After Full Flag High (Note 10)	50		35		25		20		15	
t <sub>RHTA</sub>	Read High to Transitioning AEF		65		45		35		30		25
t <sub>WLTA</sub>	Write Low to Transitioning AEF		65		45		35		30		25

3


**EMPTY FLAG TIMING**



**FULL FLAG TIMING**






**ALMOST-EMPTY/FULL FLAG AND HALF-FULL FLAG TIMING**



**SWITCHING CHARACTERISTICS** *Over Operating Range (ns)*

TIMING REFERENCES		L8C2011/2021/2031/2041-									
		50		35		25		20		15	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
tALOL	Read/Write to Expansion Out Low (Note 12)		50		35		25		20		15
tAHOH	Read/Write to Expansion Out High (Note 12)		50		35		25		20		15
tXLXH	Expansion In Pulse Width (Notes 10, 12)	50		35		25		20		15	
tXHXL	Expansion In High to Expansion In Low (Notes 10, 12)		10		10		10		10		10
tALXL	Read/Write Low to Expansion In Low (Notes 10, 12)	15		10		10		10		10	
tOHQZ	Output Enable High to Output High Z (Disable)	0	25	0	17	0	12	0	10	0	10
tOLOZ	Output Enable Low to Output Low Z (Enable)	0	25	0	17	0	12	0	10	0	10
tOLQV	Output Enable Low to Output Valid (Q0-Q8)		30		20		15		10		10






**SWITCHING CHARACTERISTICS** *Over Operating Range (ns)*

**TIMING REFERENCES**


Symbol	Parameter	L8C2011/2021/2031/2041-									
		50		35		25		20		15	
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
t <sub>RLEL</sub>	Read Low to Empty Flag Low		45		30		25		20		15
t <sub>EHRH</sub>	Read Pulse Width After Empty Flag High	50		35		25		20		15	
t <sub>WHEH</sub>	Write High to Empty Flag High	45		30		25		25		25	
t <sub>RLQV</sub>	Read Low to Output Valid		50		35		25		20		15
t <sub>WHQZ</sub>	Write High to Output Low Z (Notes 14, 15)	15		10		5		5		3	
t <sub>RHFH</sub>	Read High to Full Flag High		45		30		25		25		25
t <sub>WLFL</sub>	Write Low to Full Flag Low		45		30		25		20		15
t <sub>FHWH</sub>	Write Pulse Width After Full Flag High	50		35		25		20		15	
t <sub>DVWH</sub>	Data Valid to Write High	30		18		15		15		10	
t <sub>WHDX</sub>	Write High to Data Change	5		0		0		0		0	


3

**READ DATA FLOW-THROUGH MODE**



**WRITE DATA FLOW-THROUGH MODE**





**TABLE 1. RESET AND RETRANSMIT (SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE)**

MODE	INPUTS			INTERNAL STATUS		OUTPUTS			
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF	AEF
Reset	0	X	0	Location Zero	Location Zero	0	1	1	0
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X	X
Read/Write	1	1	0	Increment	Increment	X	X	X	X

**TABLE 2. RESET AND FIRST LOAD TRUTH TABLE (DEPTH EXPANSION/COMPOUND EXPANSION MODE)**

MODE	INPUTS			INTERNAL STATUS		OUTPUTS		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	AEF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	0
Reset All Others	0	1	(1)	Location Zero Disabled	Location Zero Disabled	0	1	0
Read/Write	1	(2)	(1)	X	X	X	X	X

(1) See Depth Expansion Block Diagram above.  
 (2) Unchanged.

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.

2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at  $-0.6\text{ V}$ . A current in excess of  $100\text{ mA}$  is required to reach  $-2\text{ V}$ . The device can withstand indefinite operation with inputs as low as  $-3\text{ V}$  subject only to power dissipation and bond wire fusing constraints.

4. Duration of the output short circuit should not exceed 30 seconds.

5. Typical supply current values are not shown but may be approximated. At a VCC of  $+5.0\text{ V}$ , an ambient temperature of  $+25^\circ\text{C}$  and with nominal manufacturing parameters, the operating supply currents will be approximately 3/4 or less of the maximum values shown.

6. Tested with outputs open and data inputs changing at the specified read and write cycle rate. The device is neither full or empty for the test.

7. Tested with outputs open in the worst static input control signal combination (i.e., W, R, XI, FL, RS, and OE).

8. These parameters are guaranteed but not 100% tested.

9. Test conditions assume input transition times of  $5\text{ ns}$  or less, reference levels of  $1.5\text{ V}$ , output loading for specified IOL and IOH plus  $30\text{ pF}$  (Fig. 1a), and input pulse levels of  $0$  to  $3.0\text{ V}$  (Fig. 2).

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example,  $t_{\text{RLH}}$  is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. When cascading devices, the reset pulse width must be increased to equal  $t_{\text{RST}} + t_{\text{SUH}}$ .

12. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pin-for-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarantee the cascading of Logic Devices parts to other Logic Devices parts.

13. Tested with output open and  $\text{OE} = \text{RS} = \text{FL} = \text{XI} = \text{R} = \text{W} = \text{VCC}$ .

14. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.

15. Transition is measured  $\pm 200\text{ mV}$  from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.

16. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A  $0.01\text{ }\mu\text{F}$  high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

FIGURE 1a.




FIGURE 1b.





FIGURE 2.



17. Both power and ground pins must be hooked up externally. The pads are not connected together on the die or package. If only one is connected, the device will not work! Pins 17 and 32 are the I/O GND and internal ground respectively.



**LOGIC**

DEVICES INCORPORATED



FIFO Products

**ORDERING INFORMATION**

**32-pin  
(0.6" wide)**



**32-pin**



Speed	Plastic DIP (P14)	Plastic Leaded Chip Carrier (J6)	Ceramic Leadless Chip Carrier (K7)
<b>0°C to +70°C — COMMERCIAL SCREENING</b>			
50 ns 35 ns 25 ns 20 ns 15 ns	L8C2011PC { 50 L8C2021PC { 35 L8C2031PC { 25 or L8C2041PC { 20 15	L8C2011JC { 50 L8C2021JC { 35 L8C2031JC { 25 or L8C2041JC { 20 15	L8C2011KC { 50 L8C2021KC { 35 L8C2031KC { 25 or L8C2041KC { 20 15
<b>-55°C to +125°C — COMMERCIAL SCREENING</b>			
50 ns 35 ns 25 ns 20 ns 15 ns			L8C2011KM { 50 L8C2021KM { 35 L8C2031KM { 25 or L8C2041KM { 20
<b>-55°C to +125°C — EXTENDED SCREENING</b>			
50 ns 35 ns 25 ns 20 ns 15 ns			L8C2011KME { 50 L8C2021KME { 35 L8C2031KME { 25 or L8C2041KME { 20
<b>-55°C to +125°C — MIL-STD-883 COMPLIANT</b>			
50 ns 35 ns 25 ns 20 ns 15 ns			L8C2011KMB { 50 L8C2021KMB { 35 L8C2031KMB { 25 or L8C2041KMB { 20

PRELIMINARY



DEVICES INCORPORATED

**FIFO Products**