


**General Description**

The AOT10N65 & AOTF10N65 have been fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low  $R_{DS(on)}$ ,  $C_{iss}$  and  $C_{rss}$  along with guaranteed avalanche capability these parts can be adopted quickly into new and existing offline power supply designs.

For Halogen Free add "L" suffix to part number:  
AOT10N65L & AOTF10N65L

**Product Summary**

$V_{DS}$	750V@150°C
$I_D$ (at $V_{GS}=10V$ )	10A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 1Ω
100% UIS Tested	
100% $R_g$ Tested	

**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

Parameter	Symbol	AOT10N65	AOTF10N65	Units
Drain-Source Voltage	$V_{DS}$	650		V
Gate-Source Voltage	$V_{GS}$	$\pm 30$		V
Continuous Drain Current	$I_D$ $T_C=25^\circ C$	10	10*	A
	$T_C=100^\circ C$	6.2	6.2*	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	36		
Avalanche Current <sup>C</sup>	$I_{AR}$	3.4		A
Repetitive avalanche energy <sup>C</sup>	$E_{AR}$	173		mJ
Single pulsed avalanche energy <sup>G</sup>	$E_{AS}$	347		mJ
Peak diode recovery dv/dt	dv/dt	5		V/ns
Power Dissipation <sup>B</sup>	$P_D$ $T_C=25^\circ C$	250	50	W
	Derate above $25^\circ C$	2	0.4	W/ °C
Junction and Storage Temperature Range	$T_J$ , $T_{STG}$	-55 to 150		°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	$T_L$	300		°C

**Thermal Characteristics**

Parameter	Symbol	AOT10N65	AOTF10N65	Units
Maximum Junction-to-Ambient <sup>A,D</sup>	$R_{\theta JA}$	65	65	°C/W
Maximum Case-to-sink <sup>A</sup>	$R_{\theta CS}$	0.5	--	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.5	2.5	°C/W

\* Drain current limited by maximum junction temperature.

Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=25^\circ\text{C}$	650			V
		$I_D=250\mu\text{A}, V_{GS}=0\text{V}, T_J=150^\circ\text{C}$		750		
$\text{BV}_{\text{DSS}}/\Delta T_J$	Zero Gate Voltage Drain Current			0.75		$\text{V}/^\circ\text{C}$
		$V_{DS}=650\text{V}, V_{GS}=0\text{V}$			1	
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=520\text{V}, T_J=125^\circ\text{C}$			10	$\mu\text{A}$
		$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$				
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=5\text{V}, I_D=250\mu\text{A}$	3	4	4.5	V
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{GS}=10\text{V}, I_D=5\text{A}$		0.77	1	$\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=40\text{V}, I_D=5\text{A}$		13		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.73	1	V
$I_S$	Maximum Body-Diode Continuous Current				10	A
$I_{\text{SM}}$	Maximum Body-Diode Pulsed Current				36	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	1095	1369	1645	pF
$C_{\text{oss}}$	Output Capacitance		95	118	145	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		8	10	12	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	1.7	3.5	5.5	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=520\text{V}, I_D=10\text{A}$	22	27.7	33	nC
$Q_{\text{gs}}$	Gate Source Charge		6	7.4	9	nC
$Q_{\text{gd}}$	Gate Drain Charge		9	11.3	14	nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=325\text{V}, I_D=10\text{A}, R_G=25\Omega$		30		ns
$t_r$	Turn-On Rise Time			61		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			74		ns
$t_f$	Turn-Off Fall Time			53		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	255	320	385	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=10\text{A}, dI/dt=100\text{A}/\mu\text{s}, V_{DS}=100\text{V}$	4.8	6	7.2	$\mu\text{C}$

A. The value of  $R_{\text{JJA}}$  is measured with the device in a still air environment with  $T_A=25^\circ\text{C}$ .B. The power dissipation  $P_0$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T=25^\circ\text{C}$ .D. The  $R_{\text{JJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{JC}}$  and case to ambient.E. The static characteristics in Figures 1 to 6 are obtained using  $<30\mu\text{s}$  pulses, duty cycle 0.5% max.F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.G. L=60mH,  $I_{AS}=3.4\text{A}$ ,  $V_{DD}=150\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: Break Down vs. Junction Temperature




Figure 6: Body-Diode Characteristics (Note E)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area for AOT10N65 (Note F)




Figure 10: Maximum Forward Biased Safe Operating Area for AOTF10N65 (Note F)




Figure 11: Current De-rating (Note B)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance for AOTF10N65 (Note F)








Figure 13: Normalized Maximum Transient Thermal Impedance for AOTF10N65 (Note F)



Gate Charge Test Circuit &amp; Waveform



Resistive Switching Test Circuit &amp; Waveforms



Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms



Diode Recovery Test Circuit &amp; Waveforms

