

## DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULITPLEXER WITH LATCH

## FEATURES

- Wide analog input voltage range:  
± 5 V
- Low "ON" resistance:  
80 Ω (typ.) at  $V_{CC} - V_{EE} = 4.5$  V  
70 Ω (typ.) at  $V_{CC} - V_{EE} = 6.0$  V  
60 Ω (typ.) at  $V_{CC} - V_{EE} = 9.0$  V
- Logic level translation:  
to enable 5 V logic to communicate with ± 5 V analog signals
- Typical "break before make" built in
- Address latches provided
- Output capability: non-standard
- $I_{CC}$  category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT4352 are high-speed Si-gate CMOS devices. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4352 are dual 4-channel analog multiplexers/demultiplexers with common select logic. Each multiplexer has four independent inputs/outputs ( $nY_0$  to  $nY_3$ ) and a common input/output ( $nZ$ ).

The common channel select logics include two select inputs ( $S_0$  and  $S_1$ ), an active LOW enable input ( $\bar{E}_1$ ), an active HIGH enable input ( $E_2$ ) and a latch enable input ( $LE$ ).

With  $\bar{E}_1$  LOW and  $E_2$  HIGH, one of the four switches is selected (low impedance ON-state) by  $S_0$  and  $S_1$ . The data at the select inputs may be latched by using the active LOW latch enable input ( $LE$ ). When  $LE$  is HIGH, the latch is transparent. When either of the two enable inputs,  $\bar{E}_1$  (active LOW) and  $E_2$  (active HIGH), is inactive, all analog switches are turned off.

(continued on next page)

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PZH}/t_{PZL}$	turn "ON" time $\bar{E}_1, E_2$ or $S_n$ to $V_{os}$	$C_L = 15 \text{ pF}$ $R_L = 1 \text{ k}\Omega$ $V_{CC} = 5 \text{ V}$	31	33	ns
$t_{PHZ}/t_{PLZ}$	turn "OFF" time $\bar{E}_1, E_2$ or $S_n$ to $V_{os}$		20	20	ns
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per switch	notes 1 and 2	55	55	pF
$C_S$	max. switch capacitance independent (Y) common (Z)		5 12	5 12	pF pF

$V_{EE} = GND = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

## Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_{Lj} + C_S) \times V_{CC}^2 \times f_{Oj} \text{ where:}$$

$f_i$  = input frequency in MHz

$C_L$  = output load capacitance in pF

$f_O$  = output frequency in MHz

$C_S$  = max. switch capacitance in pF

$\sum (C_{Lj} + C_S) \times V_{CC}^2 \times f_{Oj}$  = sum of outputs

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5 \text{ V}$

## PACKAGE OUTLINES

20-lead DIL; plastic (SOT146).

20-lead mini-pack; plastic (SO20; SOT163A).




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.

**PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 6, 2, 5	$2Y_0$ to $2Y_3$	independent inputs/outputs
3, 14	n.c.	not connected
7	$\bar{E}_1$	enable input (active LOW)
8	$E_2$	enable input (active HIGH)
9	$V_{EE}$	negative supply voltage
10	GND	ground (0 V)
11	$\bar{L}E$	latch enable input (active LOW)
13, 12	$S_0, S_1$	select inputs
16, 18, 19, 15	$1Y_0$ to $1Y_3$	independent inputs/outputs
17, 4	$1Z, 2Z$	common inputs/outputs
20	$V_{CC}$	positive supply voltage

**GENERAL DESCRIPTION**

$V_{CC}$  and GND are the supply voltage pins for the digital control inputs ( $S_0, S_1, \bar{L}E, \bar{E}_1$  and  $E_2$ ). The  $V_{CC}$  to GND ranges are 2.0 to 10.0 V for HC and 4.5 to 5.5 V for HCT. The analog inputs/outputs ( $nY_0$  to  $nY_3$ , and  $nZ$ ) can swing between  $V_{CC}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{CC} - V_{EE}$  may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to GND (typically ground).

**FUNCTION TABLE**

INPUTS					CHANNEL ON
$\bar{E}_1$	$E_2$	$\bar{L}E$	$S_1$	$S_0$	
H	X	X	X	X	none
X	L	X	X	X	none
L	H	H	L	L	$nY_0 - nZ$
L	H	H	L	H	$nY_1 - nZ$
L	H	H	H	L	$nY_2 - nZ$
L	H	H	H	H	$nY_3 - nZ$
L	H	L	X	X	*
X	X	↓	X	X	**

H = HIGH voltage level

\* Last selected channel "ON".

L = LOW voltage level

\*\* Selected channels latched.

X = don't care

↓ = HIGH-to-LOW  $\bar{L}E$  transition**APPLICATIONS**

- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating




Fig. 4 Functional diagram.




Fig. 5 Schematic diagram (one switch).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to  $V_{EE} = GND$  (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
$V_{CC}$	DC supply voltage	-0.5	+11.0	V	
$\pm I_{IK}$	DC digital input diode current		20	mA	for $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V
$\pm I_{SK}$	DC switch diode current		20	mA	for $V_S < -0.5$ V or $V_S > V_{CC} + 0.5$ V
$\pm I_S$	DC switch current		25	mA	for $-0.5$ V < $V_S$ < $V_{CC} + 0.5$ V
$\pm I_{EE}$	DC $V_{EE}$ current		20	mA	
$\pm I_{CC}$ $\pm I_{GND}$	DC $V_{CC}$ or GND current		50	mA	
$T_{stg}$	storage temperature range	-65	+150	°C	
$P_{tot}$	power dissipation per package				for temperature range: -40 to +125 °C 74HC/HCT
	plastic DIL		750	mW	above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 6 mW/K
$P_S$	power dissipation per switch		100	mW	

**Note to ratings**

To avoid drawing  $V_{CC}$  current out of terminals nZ, when switch current flows in terminals nY<sub>n</sub>, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminals nZ, no  $V_{CC}$  current will flow out of terminals nY<sub>n</sub>. In this case there is no limit for the voltage drop across the switch, but the voltages at nY<sub>n</sub> and nZ may not exceed  $V_{CC}$  or  $V_{EE}$ .

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	74HC			74HCT			UNIT	CONDITIONS
		min.	typ.	max.	min.	typ.	max.		
$V_{CC}$	DC supply voltage $V_{CC}$ -GND	2.0	5.0	10.0	4.5	5.0	5.5	V	see Figs 6 and 7
$V_{CC}$	DC supply voltage $V_{CC}$ - $V_{EE}$	2.0	5.0	10.0	2.0	5.0	10.0	V	see Figs 6 and 7
$V_I$	DC input voltage range	GND		$V_{CC}$	GND		$V_{CC}$	V	
$V_S$	DC switch voltage range	$V_{EE}$		$V_{CC}$	$V_{EE}$		$V_{CC}$	V	
$T_{amb}$	operating ambient temperature range	-40		+85	-40		+85	°C	see DC and AC CHARACTERISTICS
$T_{amb}$	operating ambient temperature range	-40		+125	-40		+125	°C	
$t_r, t_f$	input rise and fall times		6.0	1000 500 400 250		6.0	500	ns	$V_{CC} = 2.0$ V $V_{CC} = 4.5$ V $V_{CC} = 6.0$ V $V_{CC} = 10.0$ V




Fig. 6 Guaranteed operating area as a function of the supply voltages for 74HC4352.




Fig. 7 Guaranteed operating area as a function of the supply voltages for 74HCT4352.

**DC CHARACTERISTICS FOR 74HC/HCT**For 74HC:  $V_{CC} - GND$  or  $V_{CC} - V_{EE} = 2.0, 4.5, 6.0$  and  $9.0\text{ V}$ For 74HCT:  $V_{CC} - GND = 4.5$  and  $5.5\text{ V}$ ;  $V_{CC} - V_{EE} = 2.0, 4.5, 6.0$  and  $9.0\text{ V}$ 

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}\text{C}$ )							UNIT	TEST CONDITIONS											
		74HC/HCT									$V_{CC}$ V	$V_{EE}$ V	$I_S$ $\mu\text{A}$	$V_{IS}$	$V_I$						
		+25			-40 to +85		-40 to +125														
		min.	typ.	max.	min.	max.	min.	max.													
$R_{ON}$	ON resistance (peak)	—	—	—	—	—	—	—	$\Omega$	2.0	0	100	$V_{CC}$ to $V_{EE}$	$V_{IN}$ or $V_{IL}$							
		100	180	225	270	325	370	425	$\Omega$	4.5	0	1000									
		90	160	200	240	280	320	360	$\Omega$	6.0	0	1000									
		70	130	165	195	225	250	280	$\Omega$	4.5	-4.5	1000									
$R_{ON}$	ON resistance (rail)	150	—	—	—	—	—	—	$\Omega$	2.0	0	100	$V_{EE}$	$V_{IH}$ or $V_{IL}$							
		80	140	175	210	250	280	310	$\Omega$	4.5	0	1000									
		70	120	150	180	210	240	270	$\Omega$	6.0	0	1000									
		60	105	130	160	180	200	220	$\Omega$	4.5	-4.5	1000									
$R_{ON}$	ON resistance (rail)	150	—	—	—	—	—	—	$\Omega$	2.0	0	100	$V_{CC}$	$V_{IH}$ or $V_{IL}$							
		90	160	200	240	280	320	360	$\Omega$	4.5	0	1000									
		80	140	175	210	250	280	310	$\Omega$	6.0	0	1000									
		65	120	150	180	210	240	270	$\Omega$	4.5	-4.5	1000									
$\Delta R_{ON}$	maximum $\Delta R_{ON}$ resistance between any two channels	—	9	—	—	—	—	—	$\Omega$	2.0	0	100	$V_{CC}$ to $V_{EE}$	$V_{IH}$ or $V_{IL}$							
		8	—	—	—	—	—	—	$\Omega$	4.5	0	1000									
		6	—	—	—	—	—	—	$\Omega$	6.0	0	1000									
		—	—	—	—	—	—	—	$\Omega$	4.5	-4.5	1000									

**Notes to DC characteristics**

- At supply voltages ( $V_{CC} - V_{EE}$ ) approaching 2.0 V the analog switch ON-resistance becomes extremely non-linear. There it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
- For test circuit measuring  $R_{ON}$  see Fig. 8.

**DC CHARACTERISTICS FOR 74HC**

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS								
		74HC								V <sub>CC</sub> V	V <sub>EE</sub> V	V <sub>I</sub>	OTHER					
		+25			−40 to +85		−40 to +125											
		min.	typ.	max.	min.	max.	min.	max.										
V <sub>IH</sub>	HIGH level input voltage	1.5 3.15 4.2 6.3	1.2 2.4 3.2 4.7		1.5 3.15 4.2 6.3		1.5 3.15 4.2 6.3		V	2.0 4.5 6.0 9.0								
V <sub>IL</sub>	LOW level input voltage		0.8 2.1 2.8 4.3	0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7		0.5 1.35 1.8 2.7	V	2.0 4.5 6.0 9.0								
±I <sub>I</sub>	input leakage current			0.1 0.2		1.0 2.0		1.0 2.0	μA	6.0 10.0	0 0	V <sub>CC</sub> or GND						
±I <sub>S</sub>	analog switch OFF-state current per channel			0.1		1.0		1.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 10)					
±I <sub>S</sub>	analog switch OFF-state current all channels			0.2		2.0		2.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 10)					
±I <sub>S</sub>	analog switch ON-state current			0.2		2.0		2.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub>	V <sub>S</sub>   = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 11)					
I <sub>CC</sub>	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μA	6.0 10.0	0 0	V <sub>CC</sub> or GND	V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>					

## AC CHARACTERISTICS FOR 74HC

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}$ C)						UNIT	TEST CONDITIONS					
		74HC							VCC V	VEE V	OTHER			
		+25			-40 to +85		-40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
$t_{PHL}/t_{PLH}$	propagation delay $V_{is}$ to $V_{os}$	17 6 5 5	60 12 10 8		75 15 13 10		90 18 15 12		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = \infty$ ; $C_L = 50$ pF (see Fig. 18)		
$t_{PZH}/t_{PZL}$	turn "ON" time $\bar{E}_1$ ; $E_2$ to $V_{os}$ $LE$ to $V_{os}$	99 36 29 25	325 65 55 46		405 81 69 58		490 98 83 69		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 19)		
$t_{PZH}/t_{PZL}$	turn "ON" time $S_n$ to $V_{os}$	99 36 29 25	325 65 55 46		405 81 69 58		490 98 80 69		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 19)		
$t_{PHZ}/t_{PLZ}$	turn "OFF" time $\bar{E}_1$ ; $E_2$ to $V_{os}$ $LE$ to $V_{os}$	58 21 17 21	200 40 34 40		250 50 43 50		300 60 51 60		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 19)		
$t_{PHZ}/t_{PLZ}$	turn "OFF" time $S_n$ to $V_{os}$	63 23 18 24	200 40 34 40		250 50 43 50		300 60 51 60		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 19)		
$t_{su}$	set-up time $S_n$ to $LE$	90 18 15 18	17 6 5 9		115 23 20 23		135 27 23 27		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 20)		
$t_h$	hold time $S_n$ to $LE$	5 5 5 5	-6 -2 -2 -3		5 5 5 5		5 5 5 5		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 20)		
$t_W$	$LE$ minimum pulse width HIGH	80 16 14 16	11 4 3 4		100 20 17 20		120 24 20 24		ns	2.0 4.5 6.0 4.5	0 0 0 -4.5	$R_L = 1$ k $\Omega$ ; $C_L = 50$ pF (see Fig. 20)		

**DC CHARACTERISTICS FOR 74HCT**

Voltages are referenced to GND (ground = 0)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS				
		74HCT							V <sub>CC</sub>	V <sub>EE</sub>	V <sub>I</sub>	OTHER	
		+25			−40 to +85		−40 to +125		V	4.5 to 5.5			
		min.	typ.	max.	min.	max.	min.	max.					
V <sub>IH</sub>	HIGH level input voltage	2.0	1.6		2.0		2.0		V	4.5 to 5.5			
V <sub>IL</sub>	LOW level input voltage		1.2	0.8		0.8		0.8	V	4.5 to 5.5			
±I <sub>I</sub>	input leakage current			0.1		1.0		1.0	μA	5.5	0	V <sub>CC</sub> or GND	
±I <sub>S</sub>	analog switch OFF-state current per channel			0.1		1.0		1.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub> IV <sub>S1</sub> = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 10)	
±I <sub>S</sub>	analog switch OFF-state current all channels			0.2		2.0		2.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub> IV <sub>S1</sub> = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 10)	
±I <sub>S</sub>	analog switch ON-state current			0.2		2.0		2.0	μA	10.0	0	V <sub>IH</sub> or V <sub>IL</sub> IV <sub>S1</sub> = V <sub>CC</sub> − V <sub>EE</sub> (see Fig. 11)	
I <sub>CC</sub>	quiescent supply current			8.0 16.0		80.0 160.0		160.0 320.0	μA	5.5 5.0	0 −5.0	V <sub>CC</sub> or GND      V <sub>is</sub> = V <sub>EE</sub> or V <sub>CC</sub> ; V <sub>os</sub> = V <sub>CC</sub> or V <sub>EE</sub>	
ΔI <sub>CC</sub>	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1)		100	360		450		490	μA	4.5 to 5.5	0	V <sub>CC</sub> − 2.1V      other inputs at V <sub>CC</sub> or GND	

**Note to HCT types**

1. The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given here.  
 To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
E <sub>1</sub> , E <sub>2</sub>	0.50
S <sub>n</sub>	0.50
LE	1.5

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ (°C)						UNIT	TEST CONDITIONS					
		74HCT							V <sub>CC</sub> V	V <sub>EE</sub> V	OTHER			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
$t_{PHL}/t_{PLH}$	propagation delay $V_{ls}$ to $V_{os}$	6 5	12 8		15 10		18 12		ns	4.5 4.5	0 −4.5	$R_L = \infty$ ; $C_L = 50$ pF (see Fig. 18)		
$t_{PZH}/t_{PZL}$	turn "ON" time $\bar{E}_1; E_2$ to $V_{os}$ $LE$ to $V_{os}$	38 28	65 46		81 58		98 69		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 19)		
$t_{PZH}/t_{PZL}$	turn "ON" time $S_n$ to $V_{os}$	38 27	65 46		81 58		98 69		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 19)		
$t_{PHZ}/t_{PLZ}$	turn "OFF" time $\bar{E}_1$ to $V_{os}$ $LE$ to $V_{os}$	20 20	40 40		50 50		60 60		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 19)		
$t_{PHZ}/t_{PLZ}$	turn "OFF" time $\bar{E}_2, S_n$ to $V_{os}$	25 25	43 43		54 54		65 65		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 19)		
$t_{su}$	set-up time $S_n$ to $\bar{LE}$	16 18	7 9		20 23		24 27		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 20)		
$t_h$	hold time $S_n$ to $\bar{LE}$	5 5	−1 −1		5 5		5 5		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 20)		
$t_W$	$LE$ minimum pulse width HIGH	16 16	3 4		20 20		24 24		ns	4.5 4.5	0 −4.5	$R_L = 1$ kΩ; $C_L = 50$ pF (see Fig. 20)		




Fig. 8 Test circuit for measuring  $R_{ON}$ .Fig. 9 Typical  $R_{ON}$  as a function of input voltage  $V_{IS}$  for  $V_{IS} = 0$  to  $V_{CC} - V_{EE}$ .

Fig. 10 Test circuit for measuring OFF-state current.




Fig. 11 Test circuit for measuring ON-state current.

## ADDITIONAL AC CHARACTERISTICS FOR 74HC/HCT

Recommended conditions and typical values

 $GND = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ 

SYMBOL	PARAMETER	typ.	UNIT	$V_{CC}$ V	$V_{EE}$ V	$V_{is(p-p)}$ V	CONDITIONS
	sine-wave distortion $f = 1 \text{ kHz}$	0.04 0.02	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	sine-wave distortion $f = 10 \text{ kHz}$	0.12 0.06	% %	2.25 4.5	-2.25 -4.5	4.0 8.0	$R_L = 10 \text{ k}\Omega$ ; $C_L = 50 \text{ pF}$ (see Fig. 14)
	switch "OFF" signal feed-through	-50 -50	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 \text{ pF}$ $f = 1 \text{ MHz}$ (see Figs 12 and 15)
	crosstalk between any two switches/ multiplexers	-60 -60	dB dB	2.25 4.5	-2.25 -4.5	note 1	$R_L = 600 \Omega$ ; $C_L = 50 \text{ pF}$ $f = 1 \text{ MHz}$ (see Fig. 16)
$V_{(p-p)}$	crosstalk voltage between control and any switch (peak-to-peak value)	110 220	mV mV	4.5 4.5	0 -4.5		$R_L = 600 \Omega$ ; $C_L = 50 \text{ pF}$ $f = 1 \text{ MHz}$ ( $E_1, E_2$ or $S_T$ , square-wave between $V_{CC}$ and $GND$ , $t_r = t_f = 6 \text{ ns}$ ) (see Fig. 17)
$f_{max}$	minimum frequency response (-3dB)	160 170	MHz MHz	2.25 4.5	-2.25 -4.5	note 2	$R_L = 50 \Omega$ ; $C_L = 10 \text{ pF}$ (see Figs 13 and 14)
$C_S$	maximum switch capacitance independent (Y) common (Z)	5 12	pF pF				


## Notes to AC characteristics


## General note

 $V_{is}$  is the input voltage at an  $nY_n$  or  $nZ$  terminal, whichever is assigned as an input. $V_{os}$  is the output voltage at an  $nY_n$  or  $nZ$  terminal, whichever is assigned as an output.

## Notes

1. Adjust input voltage  $V_{is}$  to 0 dBm level (0 dBm = 1 mW into  $600 \Omega$ ).
2. Adjust input voltage  $V_{is}$  to 0 dBm level at  $V_{os}$  for 1 MHz (0 dBm = 1 mW into  $50 \Omega$ ).





Note to Figs 12 and 13

Test conditions:  
 $V_{CC} = 4.5 \text{ V}$ ;  $GND = 0 \text{ V}$ ;  $V_{EE} = -4.5 \text{ V}$ ;  
 $R_L = 50 \Omega$ ;  $R_{source} = 1 \text{ k}\Omega$ .

Fig. 13 Typical frequency response.




Fig. 14 Test circuit for measuring sine-wave distortion and minimum frequency response.




Fig. 15 Test circuit for measuring switch "OFF" signal feed-through.





Fig. 16 Test circuits for measuring crosstalk between any two switches/multiplexers.  
 (a) channel ON condition; (b) channel OFF condition.

Fig. 17 Test circuit for measuring crosstalk between control and any switch.

## Note to Fig. 17

The crosstalk is defined as follows  
 (oscilloscope output):



## AC WAVEFORMS




Fig. 18 Waveforms showing the input ( $V_{is}$ ) to output ( $V_{os}$ ) propagation delays.




Fig. 19 Waveforms showing the turn-ON and turn-OFF times.

Note to Fig. 19

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$   
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .




Fig. 20 Waveforms showing the set-up and hold times from  $S_n$  inputs to  $\bar{E}$  input, and minimum pulse width of  $\bar{E}$ .

Note to Fig. 20

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$   
HCT:  $V_M = 1.3 \text{ V}$ ;  $V_I = \text{GND to } 3 \text{ V}$ .

## TEST CIRCUIT AND WAVEFORMS




Fig. 21 Test circuit for measuring AC performance.




Fig. 22 Input pulse definitions.

## Conditions

TEST	SWITCH	$V_{is}$
$t_{pZH}$	$V_{EE}$	$V_{CC}$
$t_{pZL}$	$V_{CC}$	$V_{EE}$
$t_{pHZ}$	$V_{EE}$	$V_{CC}$
$t_{pLZ}$	$V_{CC}$	$V_{EE}$
others	open	pulse

FAMILY	AMPLITUDE	$V_M$	$t_r, t_f$	
			$f_{max}/$ PULSE WIDTH	OTHER
74HC	$V_{CC}$	50%	< 2 ns	6 ns
74HCT	3.0 V	1.3 V	< 2 ns	6 ns

Definitions for Figs 21 and 22:

$C_L$  = load capacitance including jig and probe capacitance  
(see AC CHARACTERISTICS for values).

$R_T$  = termination resistance should be equal to the output impedance  $Z_O$  of the pulse generator.

$t_r = t_f = 6$  ns; when measuring  $f_{max}$ , there is no constraint on  $t_r, t_f$  with 50% duty factor.