# MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

## Designer's Data Sheet

# TMOS IV Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate


This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits



### MTP8N10E

TMOS POWER FETS 8 AMPERES rDS(on) = 0.5 OHM 100 VOLTS





#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	100	Vdc
Drain-Gate Voltage (RGS = 1 M $\Omega$ )	VDGR	100	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ( $t_p \leq 50 \ \mu s$ )	V <sub>G</sub> s V <sub>G</sub> SM		
Drain Current — Continuous Pulsed	I <sub>D</sub>	8 20	Adc
Total Power Dissipation (ii T <sub>C</sub> = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	~65 to 150	°С

#### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>θ</sub> JC R <sub>θ</sub> JA	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1'8" from case for 5 seconds	TL	275	°C

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

**ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Chara	cteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V <sub>(BR)DSS</sub>	100	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		IDSS	_	10 100	μΑ
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF		100	nAdc
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)		IGSSR	_	100	nAdc
N CHARACTERISTICS*		•			
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) T <sub>J</sub> = 100°C		V <sub>GS(th)</sub>	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (	/GS = 10 Vdc, ID = 4 Adc)	rDS(on)	_	0.5	Ohm
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ V}$ ) ( $I_D = 8 \text{ Adc}$ ) ( $I_D = 4 \text{ Adc}$ , $T_J = 100^{\circ}\text{C}$ )		V <sub>DS(on)</sub>	_	4.8	Vdc
Forward Transconductance (VDS =	15 V, I <sub>D</sub> = 4 A)	g <sub>FS</sub>	4	_	mhos
RAIN-TO-SOURCE AVALANCHE CHA	RACTERISTICS				
$(I_D = 3.2 \text{ A}, V_{DD} = 25 \text{ V}, T_C = 10)$		WDSR	_ 	80 170 70	ωJ
OYNAMIC CHARACTERISTICS		<del></del>			
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	Ciss		600	pF -
Output Capacitance	f = 1 MHz) See Figure 16	Coss		400	
Reverse Transfer Capacitance		C <sub>rss</sub>		100	
WITCHING CHARACTERISTICS* (T)	= 100°C)	1			
Turn-On Delay Time	0/5 26 )/ 15- 4.4	<sup>t</sup> d(on)		50	ns
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 4 A R <sub>gen</sub> = 50 ohms)	tr		80	
Turn-Off Delay Time	See Figure 9	td(off)		100	
Fall Time		t <sub>f</sub>	_	80	
Total Gate Charge	$\langle V_{DS} = 0.8 \text{ Rated } V_{DSS},$	Q <sub>g</sub>	15 (Typ)	30	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 VI See Figures 17 and 18	ags	7.5 (Typ)		4
Gate-Drain Charge	<u> </u>	α <sub>gd</sub>	7.5 (Typ)		
OURCE DRAIN DIODE CHARACTERIS	TICS*				
Forward On-Voltage	(IS = 4 A	V <sub>SD</sub>	1.4 (Typ)	1.7	Vdc
Forward Turn-On Time	ACS = 01	ton	l .	by stray inc	luctance
Reverse Recovery Time		t <sub>rr</sub>	70 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE					
Internal Drain Inductance (Measured from the contact screw (Measured from the drain lead 0.2		La	3.5 (Typ) 4.5 (Typ)	<u>-</u>	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)		L <sub>S</sub>	7.5 (Typ)	-	

<sup>\*</sup>Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2%.

#### TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation
With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Thermal Response

#### COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of IFM and peak VDS for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dl_{S}/dt$  is specified with a maximum value. Higher values of  $dl_{S}/dt$  require an appropriate derating of  $l_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dl_{S}/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{rr}$  as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation; IFM is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_R$  is specified at 80% of V(BR)DSS to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. T<sub>J</sub> has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums,  $dV_{DS}$  dt in excess of 10 V/ns was attained with  $dl_S$  dt of 400 A/ $\mu$ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Unclamped Inductive Switching Test Circuit




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area Test Circuit





Figure 15. Unclamped Inductive Switching Waveforms






Figure 16. Capacitance Variation

Figure 17. Gate Charge versus Gate-To-Source Voltage




Figure 18. Gate Charge Test Circuit

