

5V, 1A – 2A Programmable Current Limit Power Distribution Switch

The Future of Analog IC Technology

DESCRIPTION

The MP6219 is a protection device designed to protect circuitry on the output from transients on input. It also protects input from undesired shorts and transients coming from the output.

The MP6219 is an integrated power switch with programmable current limit. The max load at the output is current limited. This is accomplished by utilizing a sense FET topology. The magnitude of the current limit is controlled by an external resistor.

An internal charge pump drives the gate of the power device. It features a $44m \Omega$ switch for high efficiency and requires minimal external components.

The MP62 19 features current pr otection an d thermal shutdown for fault control. It also involves UVLO and output over voltage protection.

The MP621 9 is available in an 8-pin SOIC E package.

FEATURES

- Integrated $44m\Omega$ FET
- Adjustable Current Limit to 2A
- Optimized for 5V Inputs
- Enable Active High
- 1.1ms Soft-Start Rise Time
- UL File # E322138

APPLICATIONS

- USB Power Distribution
- PCI Bus Power
- Notebook PC
- Inrush Current Limit
- Heavy Capacitive Loads

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION Input o 1 IN GND +5V 2 C1 C2 OUT Ξ ON/OFF Input **EN/FAULT** 10µF 0.1µF or Fault Output **MP6219** To USB 3 OUT N.C. Peripheral OUT I_{PRGM} C3 10µF ₩ R_{PRGM}

UL Recognized Component

ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
MP6219DN	SOIC8E (Exposed Pad)	MP6219DN	–40°C to +85°C

* For Tape & Reel, add suffix –Z (e.g. MP6219DN–Z).

For RoHS Compliant packaging, add suffix -LF (e.g. MP6219DN-LF-Z)

TOP VIEW IN 1 0 OUT 2 8 GND OUT 2 6 N.C. OUT 4 5 IPRGM EXPOSED PAD CONNECT TO GND

PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

IN, OUT, I _{PRGM}	8V
EN/FAULT	6V
Junction Temperature40°C to	
Continuous Power Dissipation $(T_A = -$	+25°C) ⁽²⁾
	2.5W
Storage Temperature65°C to	

Recommended Operating Conditions

Input Voltage	5V ± 10%
Operating Junct.Temp	40°C to +125°C

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperatu re T $_{J}$ (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_{A} . The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D(MAX)=(T_J(MAX)-T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Internal thermal shutdo wn circuitr y protects the device from permanent damage.

3) Measured on JESD51-7 4-layer board.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 5V, R_{PRGM} =24 Ω , C_{OUT} = 10 μ F, T_J =25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Power FET						
Delay Time	t _{DLY}	Enabling of chip to I_D =100mA, 12 Ω resistive load	0.2			ms
ON Resistance	R_{DSon}	T _J =25°C T _J =80°C, Note 4		44 95	82	mΩ
Off State Output Voltage	V _{OFF}	V_{IN} =8Vdc, Enable=0Vdc, R _L =500Ω			120	mV
Thermal Latch	•					
Shutdown Temperature	T _{SD}			175		°C
Under/Over Voltage Protection						
Output Clamping Voltage	V _{CLAMP}	Overvoltage Protection V _{IN} =8V	5.95 6.	65	7.35	V
Under Voltage Lockout	V _{UVLO}	Turn on, V _{IN} rising	3.2	3.6	4.0	V
Under Voltage Lockout (UVLO) Hysteresis	V _{HYST}			0.1		V
Current Limit						
Current Limit	I _{LIM-SS}	R _{PRGM} =24Ω	1.4	2.0	2.7	Α
Trip Current	I _{LIM-OL}	R _{PRGM} =24Ω		3.0		Α
Slew Rate	•	· · · · · · · · · · · · · · · · · · ·				
Output Rise Time	T _r Note	e 5		1.1		ms
EN/Fault		•			•	
Low Level Input Voltage	V _{IL}	Output Disabled			0.5	V
Intermediate Level Input Voltage	V _{I (INT)}	Thermal Fault, Output Disabled	0.80 1.	6	2.0	V
High Level Input Voltage	V _{IH} Out	put Enabled	2.5			V
High State Maximum Voltage	V _{I (MAX)}			4.8		V
Low Level Input Current (Sink)	I	V _{ENABLE} =0V		-28	-50	μA
Maximum Fanout for Fault Signal		Total number of chips that can be connected for simultaneous shutdown			3	Units
Maximum Voltage on Enable Pin	V _{MAX} No	te 6			V _{IN} V	
Total Device						
Supply Current		Device Operational, No load		1.5	2.0	m ^
Supply Current	Ι _Q	Thermal Shutdown	0.5		T	— mA
Minimum Operating Voltage for UVLO	V _{MIN} En	able <0.5V			3.0	V

Notes:

4) Guaranteed by design.

5) Measured from 10% to 90%.


6) Maximum Input Voltage to be≤6.0V if VIN ≥ 6.0V. Maximum Input Voltage to be VIN if VIN ≤ 6.0V.

Pin #	Name	Description	
1	IN	Input to the device. 5V nominal Input Voltage	
2, 3, 4	OUT	This pin is the output of the internal power FET.	
51	PRGM	A resistor between this pin and the OUTPUT pin sets the overload and short circuit current limit levels.	
6	N.C.	No Connect.	
7 EN/I	FAULT	The EN/Fault pin is a tri-state, bi-directional interface. It can be used to enable the output of the device by floating the pin, or disable the chip by pulling it to ground (using an open drain or open collector device). If a thermal fault occurs, the voltage on this pin will go to an intermediate state to signal a monitoring circuit that the device is in thermal shutdown.	
8	GND Exposed Pad	Negative Input Voltage to the Device. This is used as the internal reference for the IC. Connect Exposed Pad to GND plane proper thermal performance.	

PIN FUNCTIONS

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 5V, V_{EN} =3.3V, R_{PRGM} =24 Ω , C_{OUT} =10 μ F, T_A =25°C, unless otherwise noted.




MP6219 Rev.0.93 10/20/2010

www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2010 MPS. All Rights Reserved.

TYPICAL PERFORMANCE CHARACTERISTICS (continued) $V_{IN} = 5V$, $V_{EN} = 3.3V$, $R_{PRGM} = 24\Omega$, $C_{OUT} = 10 \mu F$, $T_A = 25^{\circ}C$, unless otherwise noted. **Turn On Delay Turn On Delay Turn Off Delay** and Rise Time and Fall Time and Rise Time with 1uF Load with 10uF Load with 1uF Load C_{OUT}=1uF, no load C_{OUT}=1uF, no load R_L=3.9Ω, C_{OUT}=10uF V_{OUT} 2V/div VOUT VOUT 2V/div 2V/div ΕN ΕN ΕN 2V/div 2V/div 2V/div 400us/div 400us/div 400us/div **Turn Off Delay** Short Circuit Current and Fall Time Short Circuit Current **Device Enabled into Short** and Thermal Shut Down with 10uF Load **Device Enabled into Short** $R_L=3.9\Omega$, $C_{OUT}=10uF$ EN floating IOUT IOUT (V_{OUT} 2V/div 1A/div 1A/div ΕN ΕN ΕN 2V/div 2V/div 2V/div 40us/div 200us/div 100ms/div **Trip Current with** 0.66Ω Load **Inrush Current with** Ramped Load on **Connected to Enabled Device Different Load Capacitance Enabled Device** R_L =3.9 Ω , EN floating V_{OUT} 2V/div V_{OUT} 2V/div ΕN 2V/div 2200uF 1000uF IOUT IOUT IOUT 470uF 2A/div 1A/div 1A/div 4ms/div 2ms/div 100us/div

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 5V, V_{EN} =3.3V, R_{PRGM} =24 Ω , C_{OUT} =10uF, T_A =25°C, unless otherwise noted.



BLOCK DIAGRAM




Figure 1—Functional Block Diagram

CURRENT LIMIT

The desire d current limit is a function of the external current limit resistor.

Table1-Current Limit vs. Current Limit Resistor $(V_{IN}=5V)$

Current Limit Resistor	24Ω 5	0 Ω10	0 Ω
Trip Current	3.0A	2.25A	2.0A
Hold Current	2.0A	1.1A	0.6A

When the part is a ctive, if load reaches trip current (minimum thre shold current triggerin g overcurrent protection) or a short is present, the part switch es into to a constant- current (hold current) mode. Part will be shutdown only if the overcurrent condit ion stays long enough to trigger thermal protection.

However, when the part is powered up by V_{CC} or EN, the load current should be smaller than hold current. Otherwise, the part can't b e fully turned on.

In a typica I applicatio n using a current limit resistor of 24Ω , the trip current will be 3A and the hold current will be 2A. If the d evice i s in its normal operating state and passi ng 2A it will need to dissipate only 176mW with the very I ow on resistan ce of 44 m Ω . For t he packag e dissipation of 50°C/Watt, the temperature rise will only be + 8.8°C. Co mbined with a 25°C ambient, this is only 33.8°C total package temperature.

During a short circuit condition, the device now has 5V across it and the hold current clamps at 2A and therefore must dissipa te 10W. At 50°C/watt, if uncontrolled, the temperature would rise above the thermal protection threshold (+175°C) and the device will shutd own to cause the temperature to drop.

Proper heat sink must be used if the device is intended to supply the hold curr ent and not shutdown. Without a heat sink, hold current should be maintained below 600mA at + 25 °C and below 360mA at +85°C to prevent the device from activating the thermal shutdown feature.

EN/FAULT PIN

The EN/Fault Pin is a Bi-Directio nal three le vel I/O with a weak pull u p current (2 8uA typical). The three levels are low, mid and high. It functions to enable/disable the part and to relay Fault information.

EN/Fault pin as an input:

- 1. Low and mid disable the part.
- 2. Low, in ad dition to disabling the part, clears the fault flag.
- 3. High enables the part (if the fault flag is clear).

EN/Fault pin as an output:

- 1. The pull u p current may (if not over ridden) allo w a "wired nor" pull up to enable the part.
- 2. An under voltage will cause a low on the EN/Fault pin, and will clear the fault flag.
- 3. A thermal fault will cause a mid level on the EN/Fault pin, and will set the fault flag.

The EN/Fault line must be above the mid level for the output to be turned on.

The fault flag is a internal flip-flop that can be set or reset under various conditions:

- 1. Thermal Shutdown: set fault flag
- 2. Under Voltage: reset fault flag
- 3. Low voltage on EN/Fault pin: reset fault flag
- 4. Mid voltage on EN/Fault pin: no effect

Under a fault, the EN/ Fault pin is driven to t he mid level.

There are 4 types of faults, and ea ch fault has a direct and indirect effect on the EN/F ault pin and the internal fault flag.

In a typical application where there are multiple MP6219 chips in a system, the EN/Fault lines are typically connected together.

Fault description	Internal action	Effect on Fault Pin	Effect on Flag	Effect on secondary Part
Short/over current	Limit current	none	none	none
Under Voltage	Output is turned off	Internally drives EN/Fault pin to Logic low	Flag is reset	Secondary part output is disabled, and fault flag is reset.
Over Voltage	Limit output voltage	None	None	None
Thermal Shutdown	Shutdown part. The part is latched off until a UVLO or externally driven to ground.	Internally drives EN/Fault pin to mid level	Flag is Set	Secondary part output is disabled.

Table2-Fault Function Influence in Application

UNDER VOLTAGE LOCK OUT OPERATION

If the supply (input) is below the UVLO threshold, the output is disabled, a nd the fault line is driven low.

When the supply g oes above the UVLO threshold, the output is enabled and the fault line is released. When the fault line is released it wil I be pulled h igh by a 2 8uA current source. No external pull up resistor is re quired. In addit ion, the pull up voltage is limited to 5 volts.

THERMAL PROTECTION

When thermal protection is triggered, the output is disabled and the fault line is dr iven to the mid level. The thermal fault condit ion is lat ched

(meaning the fault flag is set), and the part will remain latched off until the fault (e nable) line is brought low. Cycling the power below the UVLO threshold will also reset the fault flag.

PCB LAYOUT

PCB la yout is very important to achieve stable operation. Please follo w these g uidelines a nd take below figure for reference.

Place R $_{PRGM}$ close to I_{PRGM} pin and input ca p close to IN pin. Keep the N/C pin float. Put vias in thermal pad and ensure enough copper ar ea near IN an d OUT to achieve b etter thermal performance.





Figure 2—PCB Layout

PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS will not assume any legal responsibility for any said applications.