

**KS54AHCT 793/794**  
**KS74AHCT**

**8-Bit Latch/Register with Readback**



*Preliminary Specifications*

T-46-07-05

**FEATURES**

- I/O port configuration enables output data back onto input bus
- Latch ('793) and Register ('794) options
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with drive current (I<sub>OL</sub> = 24 mA @ V<sub>OL</sub> = 0.5V) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over industrial and military temperature ranges:  
 KS74AHCT: -40°C to +85°C  
 KS54AHCT: -55°C to +125°C
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

**PIN CONFIGURATIONS**



**DESCRIPTION**

These are 8-bit latches/registers that allow temporary storage and retrieval of data on a bus. This operation is important in control algorithms which make decisions based on the previous status of output controls. Rather than storing a redundant copy of the output data in memory, simply reading the register as an I/O port allows the data to be retrieved from where it has been stored in a '793 or '794, for verification and/or updating.

The Data is loaded in the registers on the positive-edge of the clock (CLK) for the '794. The data is passed through the '793 when C is high, and it is latched when C goes low. The output control (OC) is used to enable data on the D0-D7 pins. when OC is low the output of the latches/registers is enabled on D0-D7, enabling D as an output bus so that the host can perform a read operation. When OC is high, D0-D7 are inputs to the latches/registers configuring D as an input bus.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

**FUNCTION TABLES**

**'793**

C	OC	Q	D
L	L	Q <sub>0</sub> **	Output, Q
L	H	Q <sub>0</sub> **	Input
H†	L	D*	Output, Q*
H	H	D	Input

\* In this case the output of the latch feeds the input, and a "race" condition results.

\*\* Q<sub>0</sub> represents the previous "latched" state.

† This transition is not a normal mode of operation and may produce hazards.

**'794**

CLK	OC	Q	D
L or H or ↓	L	Q <sub>0</sub>	Output, Q
L or H or ↓	H	Q <sub>0</sub>	Input
↑	L	Q <sub>0</sub>	Output, Q*
↑	H	D	Input

\* In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q<sub>0</sub>.



www.DataSheet4U.com

**KS54AHCT 793/794**  
**KS74AHCT**

**8-Bit Latch/Register**  
**with Readback**

T-46-D7-05

**LOGIC DIAGRAMS**



4

**KS54AHCT 793/794**  
**KS74AHCT**

**8-Bit Latch/Register**  
**with Readback**

T-46-07-05

**Absolute Maximum Ratings\***

Supply Voltage Range  $V_{CC}$ , ..... -0.5V to +7V  
 DC Input Diode Current,  $I_{IK}$   
 ( $V_I < -0.5V$  or  $V_I > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 DC Output Diode Current,  $I_{OK}$   
 ( $V_O < -0.5V$  or  $V_O > V_{CC} + 0.5V$ ) .....  $\pm 20$  mA  
 Continuous Output Current Per Pin,  $I_O$   
 ( $-0.5V < V_O < V_{CC} + 0.5V$ ) .....  $\pm 70$  mA  
 Continuous Current Through  
 $V_{CC}$  or GND pins .....  $\pm 250$  mA  
 Storage Temperature Range,  $T_{stg}$  ... -65°C to +150°C  
 Power Dissipation Per Package,  $P_d$ † ..... 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
 Plastic Package (N): -12mW/°C from 65°C to 85°C  
 Ceramic Package (J): -12mW/°C from 100°C to 125°C

**Recommended Operating Conditions**

Supply Voltage,  $V_{CC}$  ..... 4.5V to 5.5V  
 DC Input & Output Voltages\*,  $V_{IN}, V_{OUT}$  ... 0V to  $V_{CC}$   
 Operating Temperature  
 Range KS74AHCT: -40°C to +85°C  
 KS54AHCT: -55°C to +125°C  
 Input Rise & Fall Times,  $t_r, t_f$  ..... Max 500 ns

\* Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_a = 25^\circ C$			Unit	
			Typ	KS74AHCT $T_a = -40^\circ C$ to $+85^\circ C$	KS54AHCT $T_a = -55^\circ C$ to $+125^\circ C$		Guaranteed Limits
Minimum High-Level Input Voltage	$V_{IH}$			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	$V_{IL}$			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_O = -20\mu A$ $I_O = -6mA$	$V_{CC}$ 4.2	$V_{CC} - 0.1$ 3.98	$V_{CC} - 0.1$ 3.84	$V_{CC} - 0.1$ 3.7	V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_O = 20\mu A$ $I_O = 12mA$ $I_O = 24mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
Maximum 3-State Leakage Current	$I_{OZ}$	Output Enable $= V_{IH}$ $V_{OUT} = V_{CC}$ or GND		$\pm 0.5$	$\pm 5.0$	$\pm 10.0$	$\mu A$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$		8.0	80.0	160.0	$\mu A$
Additional Worst Case Supply Current	$\Delta I_{CC}$	per input pin $V_I = 2.4V$ other inputs: at $V_{CC}$ or GND $I_{OUT} = 0\mu A$		2.7	2.9	3.0	mA

**KS54AHCT 793/794**  
**KS74AHCT**

**8-Bit Latch/Register**  
**with Readback**

T-46-07-05

**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r, t_f \leq 2$  ns), AHCT793, AHCT794

Characteristic	Symbol	Conditions <sup>†</sup>	KS74AHCT		KS54AHCT		Unit
			$T_a = 25^\circ\text{C}$ $V_{CC} = 5.0\text{V}$	$T_a = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$	$T_a = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5.0\text{V} \pm 10\%$	Min	
Maximum Operating Frequency ('794 only)	$f_{max}$	$C_L = 50\text{pF}$	60	40		35	MHz
Propagation Delay D to Any Q ('793 only)	$t_{PLH}$	$C_L = 50\text{pF}$	10		16	19	ns
		$C_L = 150\text{pF}$	13		21	25	
	$t_{PHL}$	$C_L = 50\text{pF}$	10		16	19	ns
		$C_L = 150\text{pF}$	13		21	25	
Propagation Delay CLK/C to Any Q	$t_{PLH}$	$C_L = 50\text{pF}$	12		20	24	ns
		$C_L = 150\text{pF}$	15		25	30	
	$t_{PHL}$	$C_L = 50\text{pF}$	12		20	24	ns
		$C_L = 150\text{pF}$	15		25	30	
Enable Time, OC to D	$t_{PZH}$	$R_L = 1\text{k}\Omega$ $C_L = 50\text{pF}$	11		18	22	ns
		$C_L = 150\text{pF}$	14		23	28	
	$t_{PZL}$	$R_L = 1\text{k}\Omega$ $C_L = 50\text{pF}$	11		18	22	ns
		$C_L = 150\text{pF}$	13		23	28	
Disable Time OC to D	$t_{PHZ}$	$R_L = 1\text{k}\Omega$ $C_L = 50\text{pF}$	11		18	22	ns
		$C_L = 150\text{pF}$	11		18	22	
Pulse Width, CLK/C High or low	$t_w$		9	14		19	ns
Setup time D before $C_t$ ('793) D before $CLK_t$ ('794)	$t_{su}$		6	10		12	ns
			10	15		20	
Hold Time D after $C_t$ ('793) D after $CLK_t$ ('794)	$t_h$		9	10		12	ns
			-3	0		0	
Input Capacitance	$C_{IN}$		5				pF
Output Capacitance	$C_{OUT}$	OC=GND	10				pF
Power Dissipation Capacitance*	$C_{PD}$						ns





\*  $C_{PD}$  determines the no-load dynamic power dissipation:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .  
<sup>†</sup> For AC switching test circuits and timing waveforms see section 2.

4

**PACKAGE DIMENSIONS**

T-90-20

**1. PLASTIC PACKAGES**



7







SAMSUNG SEMICONDUCTOR

1675

A-04

**PACKAGE DIMENSIONS**

T-90-20



**PACKAGE DIMENSIONS**

T-90-20

**2. CERAMIC PACKAGES**

**14-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	18.16	19.58
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	1.91	2.29

**16-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	—	5.08
B	0.38	0.58
B <sub>1</sub>	1.40	1.78
C	0.20	0.38
D	19.05	19.94
E	8.10	7.49
E <sub>1</sub>	7.62	10.03
F	2.54	
L	3.18	4.19
Q	0.51	1.02
S	0.51	1.14

**20-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	25.78	26.93
E	8.10	8.60
E <sub>1</sub>	7.77	7.88
F	2.54	
L	3.73	4.01
Q	0.38	0.89
S	0.51	1.14

**24-Pin Ceramic DIP Units: mm**

Dim	Millimeters	
	Min	Max
A	4.06	5.08
B	0.38	0.53
B <sub>1</sub>	1.14	1.52
C	0.20	0.38
D	31.50	32.84
E	7.24	7.75
E <sub>1</sub>	7.77	7.98
F	2.54	
L	3.73	4.01
Q	0.508	1.778
S	1.85	1.93

7