## Compact $600 \mathrm{~mA}, 3 \mathrm{MHz}$, Step-Down Converter with Output Discharge

## Data Sheet

## FEATURES

## Peak efficiency: 95\%

Discharge switch function
Fixed frequency operation: $\mathbf{3} \mathbf{~ M H z}$
Typical quiescent current: $\mathbf{1 8} \mu \mathrm{A}$
Maximum load current: 600 mA
Input voltage: 2.3 V to 5.5 V
Uses tiny multilayer inductors and capacitors
Current mode architecture for fast load and line transient
response
100\% duty-cycle low dropout mode
Internal synchronous rectifier
Internal compensation
Internal soft start
Current overload protection
Thermal shutdown protection
Shutdown supply current: $0.2 \mu \mathrm{~A}$
5-ball WLCSP
Supported by ADIsimPower ${ }^{\text {rm }}$ design tool

## APPLICATIONS

PDAs and palmtop computers
Wireless handsets
Digital audio, portable media players
Digital cameras, GPS navigation units

## GENERAL DESCRIPTION

The ADP2109 is a high efficiency, low quiescent current stepdown dc-to-dc converter with an internal discharge switch that allows automatic discharge of the output capacitor in an ultrasmall 5-ball WLCSP package.

The total solution requires only three tiny external components. It uses a proprietary high speed current mode and constant frequency pulse-width modulation (PWM) control scheme for excellent stability, and transient response. To ensure the longest battery life in portable applications, the ADP2109 has a power save mode that reduces the switching frequency under light load conditions.

The ADP2109 runs on input voltages of 2.3 V to 5.5 V , which allow for single lithium or lithium polymer cell, multiple alkaline or NiMH cells, PCMCIA, USB, and other standard power sources. The maximum load current of 600 mA is achievable across the input voltage range.
The ADP2109 is available in fixed output voltages of $1.8 \mathrm{~V}, 1.5 \mathrm{~V}$, 1.2 V , and 1.0 V . All versions include an internal power switch and synchronous rectifier for minimal external part count and high efficiency. The ADP2109 has an internal soft start and internal compensation. During logic-controlled shutdown, the input is disconnected from the output and the ADP2109 draws less than $1 \mu \mathrm{~A}$ from the input source.

Other key features include undervoltage lockout to prevent deep battery discharge and soft start to prevent input current overshoot at startup. The ADP2109 is available in a 5-ball WLCSP.

A similar converter, the ADP2108, provides the same features and operations as the ADP2109 without the discharge switch and is available in both WLCSP and TSOT packages with additional output voltages.

TYPICAL APPLICATIONS CIRCUIT


Figure 1.

Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description .....  1
Typical Applications Circuit ..... 1
Revision History ..... 2
Specifications ..... 3
Input and Output Capacitor, Recommended Specifications .....  3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
ESD Caution ..... 4
Pin Configuration and Function Descriptions .....  5
Typical Performance Characteristics ..... 6
Theory of Operation ..... 10
Control Scheme ..... 10
PWM Mode ..... 10
Power Save Mode ..... 10
Enable/Shutdown ..... 11
REVISION HISTORY
7/12—Rev. A to Rev B
Changes to Features Section .....  1
Added ADIsimPower Design Tool Section ..... 12
4/10—Rev. 0 to Rev. A
Changes to Ordering Guide ..... 15
4/09—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for minimum/maximum specifications, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for typical specifications, unless otherwise noted. ${ }^{1}$

Table 1.

| Parameters | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS <br> Input Voltage Range Undervoltage Lockout Threshold | $V_{\text {IN }}$ rising <br> Vin falling | 2.3 <br> 2.05 | $2.15$ | 5.5 2.3 2.25 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| OUTPUT CHARACTERISTICS Output Voltage Accuracy | PWM mode $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{PWM}$ mode | $\begin{aligned} & -2 \\ & -2.5 \end{aligned}$ |  | $\begin{aligned} & +2 \\ & +2.5 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
| POWER SAVE MODE TO PWM CURRENT THRESHOLD |  |  | 85 |  | mA |
| PWM TO POWER SAVE MODE CURRENT THRESHOLD |  |  | 80 |  | mA |
| INPUT CURRENT CHARACTERISTICS <br> DC Operating Current <br> Shutdown Current | $\mathrm{I}_{\mathrm{LOAD}}=0 \mathrm{~mA}$, device not switching $\mathrm{EN}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 18 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 30 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| SW CHARACTERISTICS <br> SW On Resistance <br> Current Limit Discharge SW Resistance | PFET <br> NFET <br> PFET switch peak current limit $V_{\text {out }}=1.0 \mathrm{~V}$ | 1100 | $\begin{aligned} & 320 \\ & 300 \\ & 1300 \\ & 150 \end{aligned}$ | 1500 | $\begin{aligned} & \mathrm{m} \Omega \\ & \mathrm{~m} \Omega \\ & \mathrm{~mA} \\ & \Omega \end{aligned}$ |
| ENABLE CHARACTERISTICS <br> EN Input High Threshold EN Input Low Threshold EN Input Leakage Current | $\mathrm{EN}=0 \mathrm{~V}, 3.6 \mathrm{~V}$ | $\begin{aligned} & 1.2 \\ & -1 \end{aligned}$ | 0 | $\begin{aligned} & 0.4 \\ & +1 \end{aligned}$ | V <br> V <br> $\mu \mathrm{A}$ |
| OSCILLATOR FREQUENCY | $\mathrm{I}_{\text {LOAD }}=200 \mathrm{~mA}$ | 2.5 | 3.0 | 3.5 | MHz |
| START-UP TIME |  |  |  | 550 | $\mu \mathrm{s}$ |
| THERMAL CHARACTERISTICS Thermal Shutdown Threshold Thermal Shutdown Hysteresis |  |  | $\begin{aligned} & 150 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

${ }^{1}$ All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC).

## INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

| Parameter | Symbol | Conditions | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :--- | :--- |
| MINIMUM INPUT AND OUTPUTCAPACITANCE | $\mathrm{C}_{\text {Min }}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 4.7 |  |  |
| MINIMUM AND MAXIMUM INDUCTANCE | L | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 0.3 | 3.0 | $\mu \mathrm{H}$ |

## ADP2109

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| VIN, EN | -0.4 V to +6.5 V |
| FB, SW to GND | -1.0 V to $(\mathrm{V}$ IN $+0.2 \mathrm{~V})$ |
| Operating Ambient Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Conditions | JEDEC J-STD- 020 |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

The ADP2109 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that the junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ is within the specified temperature limits. In applications with high power dissipation and poor thermal resistance, the maximum ambient temperature may have to be derated. In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as $\mathrm{T}_{J}$ is within specification limits. $\mathrm{T}_{J}$ of the device is dependent on the ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ ) of the device, the power dissipation (PD) of the device, and the junction-toambient thermal resistance $\left(\theta_{\text {JA }}\right)$ of the package. Maximum $\mathrm{T}_{\mathrm{J}}$ is calculated from $\mathrm{T}_{\mathrm{A}}$ and PD using the following formula:

$$
T_{J}=T_{A}+\left(P D \times \theta_{\mathrm{JA}}\right)
$$

## THERMAL RESISTANCE

$\theta_{J A}$ is specified for a device mounted on a JEDEC 2S2P PCB.
Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 5-Ball WLCSP | 105 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



TOP VIEW
(BALL SIDE DOWN) Not to Scale
Figure 2. Pin Configuration
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | VIN | Power Source Input. VIN is the source of the PFET high-side switch. Bypass VIN to GND with a $2.2 \mu F$ or greater <br> capacitor as close to the ADP2109 as possible. |
| A2 | GND | Ground. Connect all the input and output capacitors to GND. <br> Switch Node Output. SW is the drain of the PFET switch and NFET synchronous rectifier. |
| C1 | SW | EN |
| C2 | FB | Enable Input. Drive EN high to turn on the ADP2109. Drive EN low to turn it off and reduce the input current to 0.1 $\mu A$. |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {IN }}$, unless otherwise noted.


Figure 3. Quiescent Supply Current vs. Input Voltage


Figure 4. Switching Frequency vs. Input Voltage


Figure 5. Output Voltage vs. Temperature


Figure 6. PMOS Current Limit vs. Input Voltage


Figure 7. Mode Transition Across Temperature


Figure 8. Mode Transition


Figure 9. Load Regulation, $V_{\text {out }}=1.8 \mathrm{~V}$


Figure 10. Load Regulation, $V_{\text {out }}=1.0 \mathrm{~V}$


Figure 11. Efficiency, $V_{\text {Out }}=1.8 \mathrm{~V}$


Figure 12. Efficiency, Vout $=1.0 \mathrm{~V}$


Figure 13. Line Transient, $V_{\text {OUT }}=1.8 \mathrm{~V}$, Power Save Mode, $I_{\text {LOAD }}=20 \mathrm{~mA}$


Figure 14. Line Transient, $V_{\text {OUT }}=1.8 \mathrm{~V}, P W M, I_{\text {LOAD }}=100 \mathrm{~mA}$


Figure 15. Line Transient, $V_{\text {OUt }}=1.0 \mathrm{~V}$


Figure 16. Load Transient, $V_{\text {out }}=1.8 \mathrm{~V}, 300 \mathrm{~mA}$ to 600 mA


Figure 17. Load Transient, $V_{\text {out }}=1.8 \mathrm{~V}, 50 \mathrm{~mA}$ to 300 mA


Figure 18. Load Transient, $V_{\text {out }}=1.8 \mathrm{~V}, 5 \mathrm{~mA}$ to 50 mA


Figure 19. Startup, $V_{\text {Out }}=1.8 \mathrm{~V}, 400 \mathrm{~mA}$


Figure 20. Startup, Vout $=1.8 \mathrm{~V}, 5 \mathrm{~mA}$


Figure 21. Startup, $V_{\text {OUT }}=1.0 \mathrm{~V}, 600 \mathrm{~mA}$


Figure 22. Typical Discharge Curve, $V_{\text {out }}=1.0 \mathrm{~V}, V_{I N}=5.5 \mathrm{~V}$

Figure 23. Typical Power Save Mode Waveform, 50 mA



Figure 24. Typical PWM Waveform, 200 mA


Figure 25. Discharge Profile with Different Values of Output Capacitors

## ADP2109

## THEORY OF OPERATION



Figure 26. Functional Block Diagram

The ADP2109 is a step-down dc-to-dc converter that uses a fixed frequency and high speed current mode architecture. The high switching frequency and tiny 5-ball WLCSP package allow for a small step-down dc-to-dc converter solution.
The ADP2109 operates with an input voltage of 2.3 V to 5.5 V and regulates an output voltage down to 1.0 V .

## CONTROL SCHEME

The ADP2109 operates with a fixed frequency, current mode PWM control architecture at medium to high loads for high efficiency, but it shifts to a power save mode control scheme at light loads, to lower the regulation power losses. When operating in fixed frequency PWM mode, the duty cycle of the integrated switches is adjusted and regulates the output voltage. When operating in power save mode at light loads, the output voltage is controlled in a hysteretic manner, with higher Vout ripple. During part of this time, the converter is able to stop switching and enters an idle mode, which improves conversion efficiency.

## PWM MODE

In PWM mode, the ADP2109 operates at a fixed frequency of 3 MHz , set by an internal oscillator. At the start of each oscillator cycle, the PFET switch is turned on, putting a positive voltage across the inductor. Current in the inductor increases until the current sense signal crosses the peak inductor current threshold that turns off the PFET switch and turns on the NFET synchronous rectifier. This puts a negative voltage across the inductor, causing the inductor current to decrease. The
synchronous rectifier stays on for the rest of the cycle. The ADP2109 regulates the output voltage by adjusting the peak inductor current threshold.

## POWER SAVE MODE

The ADP2109 smoothly transitions to the power save mode of operation when the load current decreases below the power save mode current threshold. On entry to power save mode, an offset is induced in the PWM regulation level, which makes the output voltage rise. When it has reached a level of approximately 1.5 \% above the PWM regulation level, PWM operation is turned off. At this point, both power switches are off and the ADP2109 enters an idle mode. Cout discharges until Vout falls to the PWM regulation voltage, at which point the device drives the inductor to make Vout rise again to the upper threshold. This process repeats while the load current is below the power save mode current threshold.

## Power Save Mode Current Threshold

The power save mode current threshold is set to 80 mA . The ADP2109 employs a scheme that enables this current to remain accurately controlled, independent of $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {out }}$ levels. This scheme also ensures that there is very little hysteresis between the power save mode current threshold for entry to and exit from the power save mode. The power save mode current threshold has been optimized for excellent efficiency over all load currents.

## ENABLE/SHUTDOWN

The ADP2109 starts operation with soft start when the EN pin is toggled from logic low to logic high. Pulling the EN pin low forces the device into shutdown mode, reducing the shutdown current below $1 \mu \mathrm{~A}$.

## DISCHARGE SWITCH

The ADP2109 has an integrated resistor of typically $150 \Omega$, as shown in Figure 27, to discharge the output capacitor when the EN pin goes low or when the device goes into under-voltage lock out or thermal shutdown. The time to discharge is typically $200 \mu \mathrm{~s}$.


Figure 27. Internal Discharge Switch on Feedback

## SHORT-CIRCUIT PROTECTION

The ADP2109 includes frequency foldback to prevent output current runaway on a hard short. When the voltage at the feedback pin falls below half of the target output voltage, indicating the possibility of a hard short at the output, the switching frequency is reduced to half of the internal oscillator frequency. The reduction in the switching frequency allows more time for the inductor to discharge, preventing a runaway of output current.

## UNDERVOLTAGE LOCKOUT

To protect against battery discharge, undervoltage lockout circuitry is integrated on the ADP2109. If the input voltage drops below the 2.15 V undervoltage lockout (UVLO) threshold, the ADP2109 shuts down and both the power switch and synchronous rectifier turn off. When the voltage rises above the UVLO threshold, the soft start period is initiated, and the part is enabled.

## THERMAL PROTECTION

In the event the ADP2109 junction temperatures rise above $150^{\circ} \mathrm{C}$, the thermal shutdown circuit turns off the converter. Extreme junction temperatures can be the result of high current operation, poor circuit board design, and/or high ambient temperature. A $20^{\circ} \mathrm{C}$ hysteresis is included so that when thermal shutdown occurs, the ADP2109 does not return to operation until the on-chip temperature drops below $130^{\circ} \mathrm{C}$. When coming out of thermal shutdown, soft start is initiated.

## SOFT START

The ADP2109 has an internal soft start function that ramps the output voltage in a controlled manner upon startup, thereby limiting the inrush current. This prevents possible input voltage drops when a battery or a high impedance power source is connected to the input of the converter.

After the EN pin is driven high, internal circuits start to power up. The time required to settle after the EN pin is driven high is called the power-up time. After the internal circuits are powered up, the soft start ramp is initiated and the output capacitor is charged linearly until the output voltage is in regulation. The time required for the output voltage to ramp is called the soft start time.

Start-up time in the ADP2109 is the measure of when the output is in regulation after the EN pin is driven high. Start-up time consists of the power-up time and soft start time.

## CURRENT LIMIT

The ADP2109 has protection circuitry to limit the amount of positive current flowing through the PFET switch and through the synchronous rectifier. The positive current limit on the power switch limits the amount of current that can flow from the input to the output. The negative current limit prevents the inductor current from reversing direction and flowing out of the load.

## 100\% DUTY OPERATION

With a drop in $\mathrm{V}_{\text {IN }}$, or an increase in $\mathrm{I}_{\text {LOAD }}$, the ADP2109 reaches the limit where, even with the PFET switch on $100 \%$ of the time, Vout drops below the desired output voltage. At this limit, the ADP2109 smoothly transitions to a mode where the PFET switch stays on $100 \%$ of the time. When the input conditions change again and the required duty cycle falls, the ADP2109 immediately restarts PWM regulation without allowing overshoot on Vout.

## APPLICATIONS INFORMATION

## ADISIMPOWER DESIGN TOOL

The ADP2109 is supported by ADIsimPower design tool set. ADIsimPower is a collection of tools that produce complete power designs optimized for a specific design goal. The tools enable the user to generate a full schematic, bill of materials, and calculate performance in minutes. ADIsimPower can optimize designs for cost, area, efficiency, and parts count while taking into consideration the operating conditions and limitations of the IC and all real external components. For more information about ADIsimPower design tools, refer to www.analog.com/ADIsimPower. The tool set is available from this website, and users can also request an unpopulated board through the tool.

## EXTERNAL COMPONENT SELECTION

Parameters like efficiency and transient response can be affected by varying the choice of external components in the applications circuit, as shown in Figure 1.

## Inductor

The high switching frequency of the ADP2109 allows for the selection of small chip inductors. For best performance, use inductor values between $0.7 \mu \mathrm{H}$ and $3 \mu \mathrm{H}$. Recommended inductors are shown in Table 6.

The peak-to-peak inductor current ripple is calculated using the following equation:

$$
I_{\text {RIPPLE }}=\frac{V_{\text {OUT }} \times\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} \times f_{S W} \times L}
$$

where:
$f_{S W}$ is the switching frequency.
$L$ is the inductor value.
The minimum dc current rating of the inductor must be greater than the inductor peak current. The inductor peak current is calculated using the following equation:

$$
I_{P E A K}=I_{L O A D(M A X)}+\frac{I_{R I P P L E}}{2}
$$

Inductor conduction losses are caused by the flow of current through the inductor, which has an associated internal DCR. Larger sized inductors have smaller DCR, which may decrease inductor conduction losses. Inductor core losses are related to the magnetic permeability of the core material. Because the ADP2109 is a high switching frequency dc-to-dc converter, shielded ferrite core material is recommended for its low core losses and low EMI.

Table 6. Suggested $1.0 \mu \mathrm{H}$ Inductors

| Vendor | Model | Dimensions | I SAT $^{(m A)}$ | DCR (m』) |
| :--- | :--- | :--- | :--- | :--- |
| Murata | LQM2HPN1ROM | $2.5 \times 2.0 \times 1.1$ | 1500 | 90 |
| Coilcraft | LPS3010-102 | $3.0 \times 3.0 \times 0.9$ | 1700 | 85 |
| Toko | MDT2520-CN | $2.5 \times 2.0 \times 1.2$ | 1800 | 100 |
| TDK | CPL2512T | $2.5 \times 1.5 \times 1.2$ | 1500 | 100 |

## Output Capacitor

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to output voltage dc bias.
Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric that is adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended for best performance. Y5V and Z 5 U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.
The worst-case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage is calculated using the following equation:

$$
C_{E F F}=C_{o u T} \times(1-T E M P C O) \times 1(1-T O L)
$$

where:
$C_{E F F}$ is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
In this example, the worst-case temperature coefficient (TEMPCO) over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is assumed to be $15 \%$ for an X5R dielectric.
The tolerance of the capacitor (TOL) is assumed to be $10 \%$, and Cout is $9.2481 \mu \mathrm{~F}$ at 1.8 V from the graph in Figure 28.
Substituting these values in the equation yields

$$
C_{E F F}=9.2481 \mu \mathrm{~F} \times(1-0.15) \times(1-0.1)=7.0747 \mu \mathrm{~F}
$$

To guarantee the performance of the ADP2109, it is imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each application.


Figure 28. Typical Capacitor Performance

The peak-to-peak output voltage ripple for a chosen output capacitor and inductor values is calculated using the following equation:

$$
V_{R I P P L E}=\frac{V_{I N}}{\left(2 \pi \times f_{S W}\right) \times 2 \times L \times C_{O U T}}=\frac{I_{R I P P L E}}{8 \times f_{S W} \times C_{O U T}}
$$

Capacitors with lower equivalent series resistance (ESR) are preferred to guarantee low output voltage ripple, as shown in the following equation:

$$
E S R_{\text {COUT }} \leq \frac{V_{\text {RIPPLE }}}{I_{\text {RIPPLE }}}
$$

The effective capacitance needed for stability, which includes temperature and dc bias effects, is $7 \mu \mathrm{~F}$.

Table 7. Suggested $10 \mu \mathrm{~F}$ Capacitors

| Vendor | Type | Model | Case <br> Size | Voltage <br> Rating (V) |
| :--- | :--- | :--- | :--- | :--- |
| Murata | X5R | GRM188R60J106 | 0603 | 6.3 |
| Taiyo Yuden | X5R | JMK107BJ106 | 0603 | 6.3 |
| TDK | X5R | C1608JB0J106K | 0603 | 6.3 |

## Input Capacitor

Higher value input capacitors help to reduce the input voltage ripple and improve transient response.
Maximum input capacitor current is calculated using the following equation:

$$
I_{C I N} \geq I_{L O A D(M A X)} \sqrt{\frac{V_{O U T}\left(V_{I N}-V_{O U T}\right)}{V_{I N}}}
$$

To minimize supply noise, place the input capacitor as close as possible to the VIN pin of the ADP2109 IC. As with the output capacitor, a low ESR capacitor is recommended.
The list of recommended capacitors is shown in Table 8.
Table 8. Suggested $4.7 \mu \mathrm{~F}$ Capacitors

|  |  |  | Case <br> Cize | Voltage <br> Rating <br> (V) |
| :--- | :--- | :--- | :--- | :--- |
| Mendor | Type | Model | 0603 | 6.3 |
| Taiyo Yuden | X5R | GRM188R60J475ME19 | JMK107BJ475 | 0603 |
| TDK | X5R | C1608X5R0J475 | 0603 | 6.3 |

## THERMAL CONSIDERATIONS

Because of the high efficiency of the ADP2109, only a small amount of power is dissipated inside the ADP2109 package, which reduces thermal constraints.

However, in applications with maximum loads at high ambient temperature, low supply voltage, and high duty cycle, the heat dissipated in the package is great enough that it may cause the junction temperature of the die to exceed the maximum junction temperature of $125^{\circ} \mathrm{C}$. If the junction temperature exceeds $150^{\circ} \mathrm{C}$, the converter goes into thermal shutdown. It recovers when the junction temperature falls below $130^{\circ} \mathrm{C}$.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to power dissipation, as shown in the following equation:

$$
T_{J}=T_{A}+T_{R}
$$

where:
$T_{J}$ is the junction temperature.
$T_{A}$ is the ambient temperature.
$T_{R}$ is the rise in temperature of the package due to power dissipation to it.
The rise in temperature of the package is directly proportional to the power dissipation in the package. The proportionality constant for this relationship is the thermal resistance from the junction of the die to the ambient temperature, as shown in the following equation:

$$
T_{R}=\theta_{I A} \times P D
$$

where:
$T_{R}$ is the rise of temperature of the package.
$\theta_{J A}$ is the thermal resistance from the junction of the die to the ambient temperature of the package.
$P D$ is the power dissipation in the package.

## PCB LAYOUT GUIDELINES

Poor layout can affect ADP2109 performance causing electromagnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following rules:

- Place the inductor, input capacitor, and output capacitor close to the IC using short tracks. These components carry high switching frequencies and the large tracks act like antennas.
- Route the output voltage path away from the inductor and SW node to minimize noise and magnetic interference.
- Maximize the size of ground metal on the component side to help with thermal dissipation.
- Use a ground plane with several vias connecting to the component side ground to further reduce noise interference on sensitive circuit nodes.


## EVALUATION BOARD



Figure 30. Top Layer, Recommended Layout


Figure 31. Bottom Layer, Recommended Layout

## OUTLINE DIMENSIONS



Figure 32. 5-Ball Wafer Level Chip Scale Package [WLCSP] (CB-5-3)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{1}$ | Temperature <br> Range | Output <br> Voltage (V) | Package Description | Package <br> Option | Branding |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADP2109ACBZ-1.0-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.0 | $5-$-all Wafer Level Chip Scale Package [WLCSP] | $\mathrm{CB}-5-3$ | L9D |
| ADP2109ACBZ-1.2-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.2 | 5-Ball Wafer Level Chip Scale Package [WLCSP] | CB-5-3 | L9E |
| ADP2109ACBZ-1.5-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.5 | 5-Ball Wafer Level Chip Scale Package [WLCSP] | CB-5-3 | LDA |
| ADP2109ACBZ-1.8-R7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 1.8 | 5-Ball Wafer Level Chip Scale Package [WLCSP] | CB-5-3 | L9F |
| ADP2109CB-1.8EVALZ |  | Evaluation Board for 1.8 V |  |  |  |

${ }^{1} Z=$ RoHS Compliant Part.

## NOTES

