

SPT220

FAST SETTLING, WIDEBAND OPERATIONAL AMPLIFIER

General Description

The SPT220 is a wide bandwidth DC-coupled operational amplifier that defines the state-of-the-art in high speed op amps. A - 3dB bandwidth of DC to 190MHz is achieved using a current feedback architecture design. Ultra-fast settling time (8nsec to 0.1%) and slew rate (7000V/ μ sec) make the SPT220 a superior amplifier for pulsed and digital applications.

Since thermal tail has been eliminated, the SPT220 settles fast and remains solidly at the desired level. Flat gain and linear phase (1.2° deviation from linear) from DC to beyond 100MHz help the SPT220 to achieve distortion levels uncommonly low relative to conventional op amps.

Using the SPT220 is as easy as adding power supplies and a gain-setting resistor. The result is reliable, consistent performance because such characteristics as bandwidth and settling time are virtually independent of gain setting. Unlike conventional op amp designs where the optimum gain-bandwidth product occurs at a high gain, minimum settling time at a gain of -1, maximum slew rate at a gain of +1, et cetera, the SPT220 offers predictable response at gain settings from ± 1 to ± 50 . This, coupled with consistent performance from unit to unit with no external compensation, makes the SPT220 a real time and cost-saver in design and production situations alike.

This combination of features makes the SPT220 appropriate for a broad range of applications. The wide bandwidth, DC coupling, and fast settling lend themselves well to high speed D to A and "flash" A to D applications. Both receivers and transmitters in optical fiber systems have similar requirements. High gain and phase linearity and corresponding low distortion make the SPT220 ideal for many digital communication system applications, such as in the demodulator, where the need for both DC coupling and high frequency amplification creates requirements that are difficult to meet.

The SPT220 is constructed using thin film resistor/bipolar transistor technology, and is available in the following versions:

SPT220AIH -25°C to +85°C 12-pin TO-8 can.

Typical Performance

	gain setting						
parameter	+4	+20	+50	-4	-20	-50	units
-3dB bandwidth	250	190	120	200	190	150	MHz
rise time (2V)	1.6	1.9	2.3	1.6	1.9	2.3	ns
slew rate	7	7	7	7	7	7	V/ns
settling time (0.1%)	10	8	10	8	8	10	ns

Features

- -3dB bandwidth of 190MHz
- 0.1% settling in 8ns
- 7000V/µs slew rate
- 1.9ns rise and fall times
- Low distortion, linear phase
- Direct replacement for CLC220

Applications

- Very high-speed A to D, D to A conversion
- High-speed fiber optic systems
- Baseband and video communications
- Radar and IF processors
- Very fast risetime pulse amplifiers



Bottom View



Pin 8 provides access to a 1500 ohm feedback resistor. Pin 2 allows the user to reduce the amplifier supply current or to turn the amplifier off completely.

Package Dimensions



Signal Processing Technologies, Inc.

4755 Forge Road, Colorado Springs, Colorado 80907, USA Phone: (719) 528-2300 FAX: (719) 528-2370 Website: http://www.spt.com E-Mail: sales@spt.com

PARAMETERS CONDITIONS		TYP	MAX & MIN RATINGS ¹		UNITS	SYMBO	
Ambient Temperature	SPT220AIH	+25°C	–25°C	+25°C	+85°C		
FREQUENCY DOMAIN RESPONSE + -3dB bandwidth V _{out} <2V _{pp}		190	>160	>170	>150	MHz	SSBW
y peaking + peaking + rolloff group delay linear phase deviation reverse isolation	vout 20 pp 0.1 to 50MHz >50MHz at 100MHz to 100MHz to 100MHz to 100MHz to 100MHz	0 0 3.0±0.3 1.2	<0.5 <1.5 <0.4 <2	<0.3 <0.6 <0.6 <2	<0.4 <1.0 <0.9 <2	dB dB dB ns °	GFPL GFPH GFR GD LPD
non-inverting inverting		60 45	>50 >35	>50 >35	>50 >35	dB dB	RINI RIIN
TIME DOMAIN RESPONSE rise and fall time settling time to .02% to .1% overshoot slew rate (overdriven input)	E 2V step 5V step 5V step⁴ 5V step⁴ 5V step	1.9 2 15 8 7 7	<2.2 <2.6 — <15 <15 >6	<2.1 <2.5 -12 <12 <12 >6	<2.2 <2.6 	ns ns ns ns % V/ns	TRS TRL TSP TS OS SR
overload recovery <50ns pulse, 200% ove	erdrive	25	—	_		ns	OR
DISTORTION AND NOISE + 2nd harmonic distortion + 3rd harmonic distortion	RESPONSE 2V _{pp} , 20MHz 2V _{pp} , 20MHz	-58 -62	<-50 <-50	<-50 <-50	<-50 <-50	dBc dBc	HD2 HD3
noise floor integrated noise noise floor integrated noise	>100kHz 1kHz to 200MHz >5MHz 5MHz to 200MHz	-156 50 -156 50	<-150 <100 <-150 <100	<-150 <100 <-150 <100	<-150 <100 <-150 <100	dBm(1Hz) μV dBm(1Hz) μV	SNF INV SNF INV
STATIC DC PERFORMAN *input offset voltage average temperature co *input bias current average temperature co *input bias current average temperature co *power supply rejection ratio common mode rejection r *supply current	CE efficient non-inverting pefficient inverting pefficient o atio no load	10 35 10 20 20 70 55 46 30	<25 <120 <40 <125 <70 <250 >45 >40 <36	<25 <120 <30 <125 <50 <250 >45 >40 <34	<25 <120 <40 <125 <70 <250 >45 >40 <36	mV μV/°C μA nA/°C μA nA/°C dB dB mA	VIO DVIO IBN DIBN IBI DIBI PSRR CMRR ICC
MISCELLANEOUS PERFO non-inverting input output impedance output voltage range	DRMANCE resistance capacitance at DC at 100MHz no load	250 2.4 1,35	>100 <3 <0.1 >±10	>100 <3 <0.1 >±10	>100 <3 <0.1 >±10	kΩ pF Ω Ω, nH V	RIN CIN RO ZO VO BEA

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

Absolute Maximum Ratings



supply voltage (V_{cc}) output current thermal resistance (θ_{ca}) junction temperature operating temperature storage temperature lead temperature (soldering 10s) ±20V ±50mA see thermal model +175°C AI: -25°C to +85°C -65°C to +150°C +300°C

note 1: * AI 100% tested at 25°C. † AI sample tested at +25°C.

note 2: This rating protects against damage to the input stage caused by saturation of either the input or oul stages. Under transient conditions not exceeding 1µs (duty cycle not exceeding 10%), maximum input voltamay be as large as twice the maximum. V_{cm} should never exceed V_{cc} (V_{cm} is the voltage at the non-inver input, pin 6).

note 3: This rating protects against exceeding transistor collector-emitter breakdown ratings. Recommended is \pm 15V.

note 4: Settling time specification requires the use of an external feedback resistor (1500Ω).



SPT220 Typical Performance Characteristics ($T_A = +25^\circ$, $A_v = +20$, $V_{CC} = \pm 15V$, $R_L = 200\Omega$; unless specified)



SPT



Figure 1: suggested non-inverting gain circuit

Controlling Bandwidth and Passband Response

As with any op amp, the ratio of the two feedback resistors R_{f} and R_{g} determines the gain of the SPT220. Unlike conventional op amps, however, the closed loop pole-zero response of the SPT220 is affected very little by the value of R_{g} . R_{g} scales the magnitude of the gain, but does not change the value of the feedback. This is possible due to a proprietary circuit topology. R_{f} does influence the feedback and so the SPT220 has been internally compensated for optimum performance with R_{f} =1500 Ω . External R_{f} values greater than 1500 Ω can be used with approximate results as listed in Table 1. Use of R_{f} values less than 1500 Ω will result in extended bandwidth and peaking of the response at high frequencies. For example, R_{f} =1000 Ω will result in a -3dB bandwidth of about 300MHz, with a -3dB bandwidth of about 250MHz could be used at the input to flatten the response, although it will reduce the bandwidth of the overall circuit.

Table 1: Bandwidth versus R_f

R f (kΩ)	^f ± 0.3dB (MHz)	^f — 3.0dB (MHz)
2	25	80
5	10	30

Layout Considerations

To assure optimum performance the user should follow good layout practices which minimize the unwanted coupling of signals between nodes. During initial breadboarding of the circuit, use direct point to point wiring, keeping the lead lengths to less than .25". The use of solid, unbroken ground plane is helpful. Avoid wire-wrap type pc boards and methods. Sockets with small, short pin receptacles may be used with minimal performance degradation although their use is not recommended.

During pc board layout, keep all traces short and direct. The resistive body of R_g should be as close as possible to pin 5 to minimize capacitance at that point. For the same reason, remove ground plane from the vicinity of pins 5 and 6. In other areas, use as much ground plane as possible on one side of the board. It is especially important to provide a ground return path for current from the load resistor to the power supply bypass capacitors. Ceramic capacitors of .01 to .1 μ F (with short leads) should be less than .15 inches from pins 1 and 9. Larger tantalum capacitors should be placed within one inch of these pins. V_{cc} connections to pins 10 and 12 can be made directly from pins 9 and 1, but better supply rejection and settling time are obtained if they are separately bypassed as in Figures 1 and 2. To prevent signal distortion caused by reflections from impedance mismatches, use terminated microstrip or coaxial cable when the signal must traverse more than a few inches.

Since the pc board forms such an important part of the circuit, much time can be saved if prototype boards of any high frequency sections are built and tested early in the design phase. Evaluation boards designed for either inverting or non-inverting gains are available.



Figure 2: suggested inverting gain circuit

Thermal Considerations

At high ambient temperatures or large internal power dissipations, heat sinking is required to maintain acceptable junction temperatures. Use the thermal model on the previous page to determine junction temperatures. Many styles of heat sinks are available for TO-8 packages; the Thermalloy 2240 and 2268 are good examples. Some heat sinks are the radial fin type which cover the pc board and may interfere with external components. An excellent solution to this problem is to use surface mounted resistors and capacitors. They have a very low profile and actually improve high frequency performance. For use of these heat sinks with conventional components, a.1" high spacer can be inserted under the TO-8 package to allow sufficient clearance.

Distortion and Amplification Fidelity

The graphs of intercept point versus frequency on the preceding page make it easy to predict the distortion at any frequency, given the output voltage of the SPT220. First, convert the output voltage (V₀) to V_{RMS} = (V_{pp}/2 $\sqrt{2}$) and then to P = (10log₁₀(20V_{RMS}²)) to get output power in dBm. At the frequency of interest, its 2nd harmonic will be S₂ = (I₂-P)dB below the level of P. Its third harmonic will be S₃ = 2(I₃-P)dB below P, as will the two-tone third order intermodulation products. These approximations are useful for P<-1dB compression levels.

Approximate noise figure can be determined for the SPT220 using the Equivalent Input Noise graph on the preceding page. The following equation can be used to determine noise figure (F) in dB.

$$F = 10 \log \left[1 + \frac{v_n^2 + \frac{i_n^2 R_F^2}{A_v^2}}{4kTR_s \Delta f} \right]$$

where v_n is the rms noise voltage and i_n is the rms noise current at the inverting node. Beyond the breakpoint of the curves (i.e., where they are flat), broadband noise figure equals spot noise figure, so Δf should equal one (1) and v_n and i_n should be read directly off the graph. Below the breakpoint, the noise must be integrated and Δf set to the appropriate bandwidth.

For linear operation of the SPT220 at large output voltage swings (DC component not included) and at high frequencies, observe the (AC output voltage) X (frequency) product specification of 600V • MH_Z . Exceeding this rating will cause the signal to be greatly distorted as the amplifier bias control circuit reduces the current available for slewing to prevent damage. At frequencies and voltages within this range the excess slew rate and bandwidth available will ensure the highest possible degree of amplified signal fidelity.

Operation with Reduced Bias Current

Placing a resistor between pins 1 and 2 will cause the SPT220 bias current to be reduced. A value of 20K will cause only a slight reduction, 3K will almost halve the current, while less than 1K will reduce bias to about 5mA and the amplifier will be off. In this condition, the input signal will be greatly attenuated. In the reduced bias, on condition, bandwidth will be roughly proportional to the reduction in bias current. A mechanical or semiconductor switch can be used to turn the amplifier off. Any connection which would cause current to flow out of pin 2 will result in increased bias current and may lead to device destruction from overheating and excessive current.

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited. WARNING - LIFE SUPPORT APPLICATIONS POLICY - SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

