100V Synchronous PWM Buck Controller

Description

The NCP1034 is a high voltage PWM controller designed for high performance synchronous Buck DC/DC applications with input voltages up to 100 V. The NCP1034 drives a pair of external N-MOSFETs. The switching frequency is programmable from 25 kHz up to 500 kHz allowing the flexibility to tune for efficiency and size. A synchronization feature allows the switching frequency to be set by an external source or output a synchronization signal to multiple NCP1034 controllers. The output voltage can be precisely regulated using the internally trimmed 1.25 V reference voltage for low voltage applications. Protection features include user programmable undervoltage lockout and hiccup current limit.

Features

- High Voltage Operating up to 100 V
- Programmable Switching Frequency up to 500 kHz
- 2 A Output Drive Capability
- Precision Reference Voltage (1.25 V)
- Programmable Soft-Start with Prebiased Load Capability
- Programmable Overcurrent Protection
- Programmable Undervoltage Protection
- Hiccup Current Limit Using MOSFET R_{DS(on)} Sensing
- External Frequency Synchronization
- 16 Pin SOIC Package
- This is a Pb-Free Device

Applications

- 48 V Non-Isolated DC-DC Converter
- Embedded Telecom Systems
- Networking and Computing Voltage Regulator
- Distributed Point of Load Power Architectures
- General High Voltage DC-DC Converters



ON Semiconductor®

http://onsemi.com

DIAGRAM

SOIC-16

BARRARA
D SUFFIX

CASE 751B




MARKING

A = Assembly Location
VL = Wafer Lot


WL = Wafer Lot
 Y = Year
 WW = Work Week
 G = Pb-Free Package

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 22 of this data sheet.






Figure 2. Internal Block Diagram

PIN FUNCTION DESCRIPTION

PIN	PIN NAME	DESCRIPTION
1	OC _{set}	Current limit set point. A resistor from this pin to GND will set the positive and negative current limit threshold
2	FB	Inverting input to the error amplifier. This pin is connected directly to the output of the regulator via resistor divider to set the output voltage and provide feedback to the error amplifier.
3	COMP	Output of error amplifier. An external resistor and capacitor network is typically connected from this pin to ground to provide loop compensation.
4	SS/SD	Soft-Start / Shutdown. This pin provides user programmable soft-start function. External capacitor connected from this pin to ground sets the startup time of the output voltage. The converter can be shutdown by pulling this pin below 0.3 V.
5	SYNC	The internal oscillator can be synchronized to an external clock via this pin and other IC's can be synchronized via this pin to internal oscillator. If it is not used this pin should be connected via 10 k Ω resistor to ground.
6	P _{GND}	Power Ground. This pin serves as a separate ground for the MOSFET driver and should be connected to the system's power ground plane.
7	LDRV	Output driver for low side MOSFET.
8	DRVV _{CC}	This pin provides biasing for the internal low side driver. A minimum of 0.1 μ F, high frequency capacitor must be connected from this pin to power ground.
9	VB	This pin powers the high side driver and must be connected to a voltage higher than input voltage. A minimum of 0.1 µF, high frequency capacitor must be connected from this pin to switch node.
10	HDRV	Output driver for high side MOSFET
11	V _S	Switch Node. This pin is connected to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is return path for the upper gate driver.
12	V _{CC}	This pin provides power for the internal blocks of the IC. A minimum of 0.1 μ F, high frequency capacitor must be connected from this pin to ground.
13	OC _{IN}	Overcurrent sensing input. A serial resistor from this pin to drain of low MOSFET must be used to limit the current into this pin.
14	GND	Signal ground for internal reference and control circuitry.
15	R _T	Connecting a resistor from this pin to ground sets the oscillator frequency.
16	UVLO	An external voltage divider is used to set the undervoltage threshold levels.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
FB, V _{UVLO} , R _T , OC _{set}		-0.3	10	V
COMP, SS/SD, SYNC, OC _{IN}		-0.3	5	V
P _{GND}		NA	NA	V
LDRV		-0.3	V _{CC} + 0.3	V
DRVV _{CC} , V _{CC}		-0.3	20	V
VB		V _S	V _S + 20	V
HDRV		V _S – 0.3	V _B + 0.3	V
V _S		-1.0	150	V
GND		NA	NA	V
OC _{in} Input Current			20	mA

All voltages referenced to GND

Rating	Symbol	Value	Unit
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	130	°C/W
Operating Ambient Temperature Range	T _A	-40 to 125	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
Junction Operating Temperature	T _J	-40 to 150	°C
ESD Withstand Voltage (Note 1) Human Body Model Machine Model	V _{ESD}	2.0 200	kV
Latchup Capability per Jedec JESD78			

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

TYPICAL ELECTRICAL PARAMETERS

RECOMMENDED OPERATING CONDITIONS

Symbol	Definition	Min	Max	Unit
V _{IN}	Converting Voltage		100	V
V _{CC}	Supply Voltage	10	18	V
DRV _{CC}	Supply Voltage	10	18	V
V _B to V _S	Supply Voltage	10	18	V
F _{SW}	Operating Frequency	25	500	kHz
TJ	Junction Temperature	-40	125	°C

^{1.} Excluding pins V_b, V_S and H_{DRV}.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, these specifications apply over V_{CC} = 12 V, DRVV $_{CC}$ = V_B = 12 V, -40°C < TJ < 125°C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
REFERENCE VOLTAGE				•	•	
Feedback Voltage	V _{FB}			1.25		V
Accuracy		-40°C < TJ < 125°C	-1.5		+1.5	%
FB Voltage Line Regulation	L _{REG}	10 V < V _{CC} < 18 V (Note 3)			2.0	mV
SUPPLY CURRENT	•			•	•	
V _{CC} Supply Current (Stat)	I _{CC(Static)}	S_S = 0 V, No Switching, R_T = 10 k Ω , R_{OCSET} = 10 k Ω		2.0	3.0	mA
DRVV _{CC} Supply Current (Stat)	I _{C(Static)}	S _S = 0 V, No Switching		0.1	0.3	mA
V _B Supply Current (Stat)	I _{B(Static)}	S _S = 0 V, No Switching		0.1	0.3	mA
UNDERVOLTAGE LOCKOUT				-		•
V _{CC} -Start-Threshold	V _{CC_UVLO} (R)	Supply Ramping Up	7.9	8.9	9.8	٧
V _{CC} -Stop-Threshold	V _{CC_UVLO} (F)	Supply Ramping Down	7.3	8.2	9.0	V
V _{CC} -Hysteresis		Supply Ramping Up and Down		0.7		V
DRV _{CC} -Start-Threshold	DRV _{CC_UVLO} (R)	Supply Ramping Up	7.9	8.9	9.8	V
DRV _{CC} -Stop-Threshold	DRV _{CC_UVLO} (F)	Supply Ramping Down	7.3	8.2	9.0	V
DRV _{CC} -Hysteresis		Supply Ramping Up and Down		0.7		V
V _B -Start-Threshold	V _{B_UVLO} (R)	Supply Ramping Up	7.9	8.9	9.8	V
V _B -Stop-Threshold	V _{B_UVLO} (F)	Supply Ramping Down	7.3	8.2	9.0	V
V _B -Hysteresis		Supply Ramping Up and Down		0.7		V
Undervoltage Threshold Value	U _{UVLO} (Rising)		1.19	1.25	1.31	V
Undervoltage Threshold Value	U _{UVLO} (Falling)		1.10	1.15	1.20	V
OSCILLATOR	•			•		
Frequency	F _S	R_T = 20 kΩ R_T = 10 kΩ	170 320	200 375	230 430	kHz
Ramp Amplitude	V _{ramp}	(Note 3)		2.0		V
Min Duty Cycle	D _{min}	FB = 2 V			0	%
Min Pulse Width	D _{min(ctrl)}	F _S = 200 kHz, (Note 3)			200	ns
Max Duty Cycle	D _{max}	F _S = 400 kHz, FB = 1.2 V	80			%
SYNC Frequency Range	SYNC(F _S)	20% Above Free Running Frequency			500	kHz
SYNC Pulse Duration	SYNC _(pulse)		200			ns
SYNC High Level	SYNC _(H)		2.0			٧
SYNC Low Level	SYNC _(L)				0.8	٧
SYNC Input Threshold	SYNC _(Thre)			1.6		٧
SYNC Input Hysteresis	SYNC _(Hyst)		300			mV
SYNC Input Impedance	SYNC _(ZIN)	(Note 3)		16		kΩ
SYNC Output Impedance	SYNC _(OUT)	(Note 3)		2.5		kΩ
SYNC Output Pulse Width	SYNC _(Pulse Width)	F _S = 500 kHz, (Note 3)		300		ns
ERROR AMPLIFIER		•		•	•	•
Input Bias Current	I _{FB}	S _S = 3 V, FB = 1 V		-0.1	-0.4	μΑ

Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production.
 Guaranteed by design but not tested in production.

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, these specifications apply over V_{CC} = 12 V, DRVV $_{CC}$ = V_B = 12 V, -40°C < TJ < 125°C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ERROR AMPLIFIER	•	•		•		
Source/Sink Current	I _(Source/Sink)		50	100	120	μΑ
Bandwidth		(Note 3)	4.0	10		MHz
DC gain		(Note 3)		55		dB
Transconductance	9 _m	(Note 3)	1500	3150	4000	μmho
SOFT-START/SD					-	
Soft-Start Current	I _{SS}	S _S = 0 V	15	20	25	μΑ
Shutdown Output Threshold	S _D			0.3	0.4	V
OVERCURRENT PROTECTION						
OCSET Voltage	V _{OCSET}			1.25		V
Hiccup Current	I _{Hiccup}	(Note 3)		1.0		μΑ
Hiccup Duty Cycle	Hiccup _(duty)	I _{Hiccup} /I _{SS} , (Note 3)			5.0	%
OUTPUT DRIVERS			-		-	-
LO, Drive Rise Time	t _r (Lo)	C _L = 1.5 nF (See Figure 3)		17		ns
HI Drive Rise Time	t _r (Hi)	C _L = 1.5 nF (See Figure 3)		17		ns
LO Drive Fall Time	t _f (Lo)	C _L = 1.5 nF (See Figure 3)		10		ns
HI Drive Fall Time	t _f (Hi)	C _L = 1.5 nF (See Figure 3)		10		ns
Dead Band Time	t _{dead}	(See Figure 3)	30	60	120	ns
LO Output High Short Circuit Pulsed Current	t _{LDRVhigh}	V_{LDRV} = 0 V, $P_W \le$ 10 μ s, T_J = 25°C (Note 3)		1.4		А
HI Output High Short Circuit Pulsed Current	^t HDRVhigh	V_{HDRV} = 0 V, $P_W \le$ 10 μ s, T_J = 25°C (Note 3)		2.2		А
LO Output Low Short Circuit Pulsed Current	t _{LDRVhigh}	$V_{LDRV} = DRVV_{CC}, P_W \le 10 \ \mu s,$ $T_J = 25^{\circ}C \text{ (Note 3)}$		1.4		А
HI Output Low Short Circuit Pulsed Current	tHDRVhigh	$V_{HDRV} = V_B, P_W \le 10 \mu s,$ $T_J = 25^{\circ}C \text{ (Note 3)}$		2.2		Α
LO Output Resistor, Source	R _{LOH}	Typical Value @ 25°C, (Note 3)		7	12	Ω
LO Output Resistor, Sink	R _{LOL}	Typical Value @ 25°C, (Note 3)		2	8	Ω
HI Output Resistor, Source	R _{HIH}	Typical Value @ 25°C, (Note 3)		7	12	Ω
HI Output Resistor, Sink	R _{HIL}	Typical Value @ 25°C, (Note 3)		2	8	Ω

Cold temperature performance is guaranteed via correlation using statistical quality control. Not tested in production.
 Guaranteed by design but not tested in production.





Figure 3. Definition of Rise-Fall Time and Deadband Time

TYPICAL OPERATING CHARACTERISTICS






Figure 10. Switching Frequency @ R_T = 20 $k\Omega$




Figure 11. Maximum Duty Cycle @ f = 400 kHz




Figure 12. Minimum on Time




Figure 13. Error Amplifier Transconductance




Figure 14. Deadtime





Figure 15. Driver Pullup Resistance


-0.2



-0.21 -0.22 -0.23 VDSLOWFET (V) -0.24 -0.25-0.26 -0.27 -0.28 -0.29 -0.3-20 20 40 60 80 100 120 -40 TEMPERATURE (°C)

Figure 16. Driver Pulldown Resistance

Figure 17. OCP @ R₈ = 10 k Ω , R_{OCIN} = 10 k Ω



 $R_{OCIN} = 10 \text{ k}\Omega$

http://onsemi.com

Undervoltage Lock-out

There are four undervoltage lock—out circuits. Two of them protect external high—side and low—side drivers, the third ensures that the IC does not start until $V_{\rm CC}$ is under a set threshold. The last one can be programmed by the user. It has a rising threshold at 1.25 V and a falling threshold at 1.15 V, and the user can define the undervoltage level by an external resistor divider. If the voltage is not over the threshold value, the device stops operating. The high—side driver UVLO only stops switching the high—side MOSFET Programmed falling and rising UVLO voltage can be calculated by Equations 1 and 2:

$$V_{\text{UVLO,falling}} = 1.15 \cdot \left(1 + \frac{R4}{R5}\right)$$
 (eq. 1)

and

$$V_{\text{UVLO,rising}} = 1.25 \cdot \left(1 + \frac{R4}{R5}\right)$$
 (eq. 2)

Shutdown

The output voltage can be disabled by pulling the SS/\overline{SD} pin below 0.3 V. A small transistor can be used to pull it down as shown in Figure 19. During this time, both external MOSFETs are turned off. After the SS/\overline{SD} pin is released, the IC starts its operation with a soft–start sequence.




Figure 19. Shutdown Interface

Operating Frequency Selection

The operating frequency is set by an external resistor connected from the R_t Pin to ground. The value of this resistor can be selected from Figure 20, which shows switching frequency versus the timing resistor value.




Figure 20. Frequency Dependence of Rt Value

Frequency Synchronization

The NCP1034 can be synchronized to an external clock signal. The input synchronization signal should be a TTL logic level. The oscillator is synchronized to the rising edge of the synchronizing signal. When synchronization is used, the free running frequency must be set by the timing resistor to a frequency at least 80% of the external synchronization frequency (Example: $R_T = 20~\mbox{k}\Omega$ / 200 kHz and external TTL = 220 kHz).

The NCP1034 can also output synchronization pulses on the SYNC pin. Pulses are generated when the internal oscillator ramp reaches the high threshold voltage. The frequency of these pulses is set by an external R_T resistor. Up to five NCP1034 controllers can be connected directly to the SYNC pin, all of which are synchronized to the controller with the highest frequency. The lowest frequency must be at least 80% of the highest one.

The equivalent internal circuit of the Sync pin is shown in Figure 21.




Figure 21. Equivalent Connection of the Sync Pin

Figure 22 shows the part with no synchronization. In this circuit the internal clock is fixed by the external timing resistor R_T . The SYNC pin can be tied to GND through a series resistor to prevent false triggering in a noisy environment.




Figure 22. Fixed Frequency

Figure 23 shows the part synchronized to an external clock through the SYNC pin. The synchronization frequency can be up to 20% greater then the programmed fixed frequency (Example: R_T = 20 k Ω / 200 kHz and the SYNC input frequency can range from 200–220 kHz). The clock frequency at the SYNC pin replaces the master clock generated by the internal oscillator circuit. Pulling the SYNC pin low programs the part to run freely at the frequency programmed by R_T . When pulling the SYNC pin low a 4.7 k Ω resistor should be used.




Figure 23. External Synchronization

Figure 24 shows the part operating in the master slave synchronization configuration. In this configuration all three parts are connected together through the SYNC pin in order to synchronize the system switching frequency. The R_T timing resistor can be the same value for all three parts $(R_T=20~k\Omega/20~k\Omega/20~k\Omega)$ which would make the highest frequency part the master, or to guarantee one part is the master the timing resistor can be slightly lower in value. $(R_T=20~k\Omega/22~k\Omega/22~k\Omega)$




Figure 24. Master Slave Synchronization

Output Voltage

Output voltage can be set by an external resistor divider according to this Equation 3:

$$V_{OUT} = V_{ref} \cdot \left(1 + \frac{R1}{R2}\right)$$
 (eq. 3)

Where V_{ref} is the internal reference voltage 1.25 V. Absolute values of resistors R1 and R2 depend on compensation network type. See compensation paragraph for details.

Inductor Selection

The inductor selection is based on the output power, frequency, input and output voltage and efficiency requirements. High inductor values cause low current ripple, slower transient response, higher efficiency and increased size. Inductor design can be reduced to desire maximum current ripple in the inductor. It is good to have current ripple (ΔI_{Lmax}) between 20% and 50% of the output current.

For buck converter, the inductor should be chosen according to Equation 4.

$$L = \left(\frac{V_{OUT}}{f \cdot \Delta I_{Lmax}}\right) \left(1 - \frac{V_{OUT}}{V_{INmax}}\right)$$
 (eq. 4)

Output Capacitor Selection

The output voltage ripple and transient requirements determine the output capacitor type and value. The important parameter for the selection of the output capacitor is equivalent serial resistance (ESR). If the capacitor has low ESR, it often has sufficient capacity for filtering as well as an adequate RMS current rating.

The value of the output capacitor should be calculated using the following equation:

$$C_{OUT} \ge \frac{\Delta I_L}{8 \cdot f \cdot (\Delta V_{OUT} - \Delta I_L \cdot ESR)}$$
 (eq. 5)

For higher switching frequency, it is suitable to use multi-layer ceramic capacitor (MLCC) with very low ESR. The advantages are small size, low output voltage ripple and fast transient response. The disadvantage of MLCC type is the requirement to use a Type III compensation network.

Input Capacitor Selection

The input capacitor is used to supply current pulses while high-side MOSFET is on. When the MOSFET is off, the input capacitor is being charged. The value of this capacitor can be selected with Equation 6:

$$C_{\text{IN}} \ge \frac{I_{\text{OUT}} \cdot \frac{V_{\text{OUT}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)}{f \cdot \Delta V_{\text{IN}}}$$
 (eq. 6)

Where ΔV_{IN} is the input voltage ripple and the recommended value is about 2% - 5% of V_{IN} . The input capacitor must be large enough to handle the input ripple current. Its value should be calculated using Equation 7:

$$I_{RMS} = I_{OUT} \cdot \sqrt{\frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{V_{IN}}}$$
 (eq. 7)

Power MOSFET Selection

The NCP1034 uses two N-channel MOSFET's. They can be primary selected by $R_{DS(\text{on})}$, maximum drain-to-source voltage and gate charge. $R_{DS(\text{on})}$ impacts conductive losses and gate charge impacts switching losses. The low side MOSFET is selected primarily for conduction losses, and the high-side MOSFET is selected to reduce switching losses especially when the output voltage is less than 30% of the input voltages. The drain-to-source breakdown voltage must be higher than the maximum input voltage. Conductive power losses can be calculated using the Equations 8 and 9:

$$P_{COND-HIGHFET} = I_{OUT}^2 \cdot R_{DS(on)} \cdot \frac{V_{OUT}}{V_{IN}}$$
 (eq. 8)

$$P_{COND-LOWFET} = I_{OUT}^2 \cdot R_{DS(on)} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
 (eq. 9)

Switching losses are depended on drain-to-source voltage at turn-off state, output current and switch-on and switch-off time as is shown by Equation 10.

$$\mathsf{P}_{\mathsf{SW}} = \frac{\mathsf{V}_{\mathsf{DS}(\mathsf{off})}}{2} \cdot \left(\mathsf{t}_{\mathsf{ON}} + \mathsf{t}_{\mathsf{OFF}}\right) \cdot f \cdot \mathsf{I}_{\mathsf{OUT}} \quad \text{(eq. 10)}$$

 $t_{\rm ON}$ and $t_{\rm OFF}$ times are dependent on the transistor gate. The MOSFET output capacitance loss is caused by the charging and discharging during the switching process and can be computed using Equation 11.

$$P_{COSS} = \frac{C_{OSS} \cdot V_{IN}^{2} \cdot f}{2}$$
 (eq. 11)

Where $C_{OSS} = C_{DS} + C_{GS}$.

Significant power dissipation is caused by the reverse recovery charge in the low-side MOSFET body diode, which conducts at dead time. This charge is needed to close the diode. The current from the input power supply flows through the high-side MOSFET to the low-side MOSFET body diode. This power dissipation can be calculated using Equation 12.

$$P_{QRR} = Q_{RR} \cdot V_{IN} \cdot f \qquad (eq. 12)$$

 Q_{RR} is the diode recovery charge as given in the manufacturer's datasheet. For some types of MOSFETs, this dissipation may be dominant at high input voltages. It is necessary to take care when selecting a MOSFET. An external Schottky diode across the low–side MOSFET can be used to eliminate the reverse recovery charge power loss. The Schottky diode's forward voltage should be lower than that of the body diode, and reverse recovery time (t_{rr}) should be lower then that of the body diode. The Schottky diode's capacitance loss can be calculated as shown in Equation .

$$\mathsf{P}_{\mathsf{C}(\mathsf{Schottky})} = \frac{\mathsf{C}_{\mathsf{Schottky}} \cdot \mathsf{V}_{\mathsf{IN}}^{2} \cdot f}{2} \qquad \text{(eq. 13)}$$




Figure 25. MOSFETs Timing Diagram

MOSFETs delays, turn-on and turn-off times must be short enough to prevent cross conduction. If not, there will be cross conduction from the input through both MOSFETs to ground. Due to this fact, the following conditions must be true:

$$t_{d(on)high} + t_{dead} > t_{d(off)low} + t_{f low}$$
 (eq. 14)
 $t_{d(on)low} + t_{dead} > t_{d(off)high} + t_{f high}$

Where t_{dead} is the controller dead band time, $t_{d(on)}$, t_r , $t_{d(off)}$ and t_f are MOSFETs parameters. These parameters can be found in the datasheet for specific conditions.

Bootstrap Circuit

This circuit is used to obtain a voltage higher than the input voltage in order to switch-on high side N MOSFET. The bootstrap capacitor is charged from the IC's supply voltage through D1, when the low side MOSFET is switched-on up to the IC's supply voltage. It must have enough capacity to supply power for the high-side circuit when the high-side MOSFET is being switched on. The minimum value recommended for the bootstrap capacitor is 100 nF. Diode D1 has to be designed to withstand a reverse voltage given by the following equation:

$$D1_{VRmin} = V_{IN} - V_{CC} \qquad (eq. 15)$$

Soft-Start

The soft-start time is set by capacitor connected between SS/\$\overline{SD}\$ Pin and ground. This function is used for controlling the output voltage slope and limiting startup currents. The start-up sequence initiates when Power On Ready (POR) internal signal rises to logic high level. That means the

supply voltage, low side drive supply voltage and external UVLO are over the set thresholds. The soft–start capacitor is charged by 20 μA current source. If POR is low, the SS/\$\overline{SD}\$ Pin is internally pulled to GND, which means that the NCP1034 is in a shutdown state. The SS/\$\overline{SD}\$ Pin voltage (0 V to 2.6 V) controls internal current source (64 μA to 0 μA) with negative linear characteristic. This current source injects current into the resistor (25 k\$\Omega\$) connected between the Fb pin and negative input of the error amplifier and into the external feedback resistor network. Voltage drop on these resistors is over 1.6 V, which is enough to force the error amplifier into negative saturation state and to block switching.

When the soft-start pin reaches around 1.2 V (exact value depends on feedback and compensation network and on soft-start capacitor; a larger soft-start capacitor and a lower compensation capacity decrease this level) the IC starts switching. The impact of controlled current source decreases and the output voltage starts to rise. When the soft-start capacitor voltage reaches 2.6 V, the output voltage is at nominal value.

The soft-start time must be at least 10 times longer than the time needed to charge the compensation network from the output of the error amplifier. If the soft-start time is not long enough, the soft-start sequence would be faster than the charging compensation network and the IC would start without slowly increasing the output voltage. The soft-start capacitance can be calculated using Equation 16.

$$C_{SS} = 15 \cdot 10^{-6} \cdot T_{SS}$$
 (eq. 16)




Figure 26. Soft-Start

Start to Prebiased Output

The NCP1034 is able to startup into a prebiased output capacitor. The low-side MOSFET does not turn on before high-side MOSFET gets the first turn-on pulse. During this

time, the energy is not discharged by the low-side MOSFET until the soft-start sequence crosses the programmed output voltage.




Figure 27. Startup to Prebiased Output

Overcurrent Protection

The voltage drop across the low side MOSFET $R_{DS(on)}$ is connected through resistor R8 and into the IC though pin 13 OC_{in} . Within the IC, this value is compared with the value programmed by resistor R7 to set the overcurrent limit. The programmed current limit is set by selecting the value of R7, which is connected between pin 1 OCset and GND. If the voltage drop is larger than the set value, the NCP1034 goes into hiccup mode. During this time, both external MOSFETs are turned off and the soft start capacitor is discharged with

a current equal to 5% of the charging current. The capacitor continues to discharge until the voltage reaches 0.25 V, and then the IC initiates a standard soft start sequence.

The recommended value for the protection resistor R8 is $10~k\Omega$. The R7 resistance value can be calculated using Equation 17:

$$R_7 = \frac{R8}{3.56 \cdot R_{DS(on)} \cdot I_{pk}} \tag{eq. 17} \label{eq. 17}$$




Figure 28. Overcurrent Protection (Hi-Cup Mode)

The NCP1034 provides protection of the low-side MOSFET against positive overcurrent (from output to this MOSFET). Its value can be calculated using Equation 18:

$$I_{Pos} = \frac{5125 - 0.184 \cdot R8 \cdot 1.25}{R7 \cdot R_{DS(on)}}$$
 (eq. 18)

Compensation Circuit

The NCP1034 is a voltage mode buck convertor with a transconductance error amplifier compensated by an external compensation network. Compensation is needed to achieve accurate output voltage regulation and fast transient response. The goal of the compensation circuit is to provide a loop gain function with the highest crossing frequency and adequate phase margin (minimally 45°).

The transfer function of the power stage (the output LC filter) is a double pole system. The resonance frequency of this filter is expressed as follows:

$$f_{P0} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}}$$
 (eq. 19)

One zero of this LC filter is given by the output capacitance and output capacitor ESR. Its value can be calculated by using the following equation:

$$f_{\text{Z0}} = \frac{1}{2 \cdot \pi \cdot C_{\text{OUT}} \cdot \text{ESR}}$$
 (eq. 20)

The next parameter that must be chosen is the zero crossover frequency f_0 . It can be chosen to be 1/10 - 1/5 of the switching frequency. These three parameters show the necessary type of compensation that can be selected from Table 1.

Table 1. COMPENSATION TYPES

Zero Crossover Frequency Condition	Compensation Type	Typical Output Capacitor Type
$f_{P0} < f_{Z0} < f_0 < f_S/2$	Type II (PI)	Electrolytic, Tantalum
$f_{P0} < f_0 < f_{Z0} < f_S/2$	Type III (PID) Method I	Tantalum, Ceramic
$f_{P0} < f_0 < f_S/2 < f_{Z0}$	Type III (PID) Method II	Ceramic

Compensation Type II (PI)

This compensation is suitable for low-cost electrolytic capacitor. The zero created by the capacitor's ESR is a few kHz and the zero crossover frequency is chosen to be 1/10

of the switching frequency. Components of the PI compensation (Figure 29) network can be specified by the following equations:




Figure 29. PI compensation (II Type)

$$\begin{split} R_{C1} &= \frac{2 \cdot \pi \cdot f_0 \cdot L \cdot V_{RAMP} \cdot V_{OUT}}{ESR \cdot V_{IN} \cdot V_{ref} \cdot gm} \\ C_{C1} &= \frac{1}{0.75 \cdot 2 \cdot \pi \cdot f_{P0} \cdot R_{C1}} \\ C_{C2} &= \frac{1}{\pi \cdot R_{C1} \cdot f_S} \\ R1 &= \frac{V_{OUT} - V_{ref}}{V_{ref}} \cdot R2 \end{split}$$
 (eq. 21)

 V_{RAMP} is the peak-to-peak voltage of the oscillator ramp and gm is the transconductance error amplifier gain. Capacitor C_{C2} is optional.

Compensation Type III (PID)

Tantalum and ceramics capacitors have lower ESR than electrolytic, so the zero of the output LC filter goes to a higher frequency above the zero crossover frequency. This situation needs to be compensated by the PID compensation network that is show in Figure 30.




Figure 30. PID Compensation (III Type)

There are two methods to select the zeros and poles of compensation network. The first one (method I) is useable for tantalum output capacitors, which have a higher ESR than ceramic, and its zeros and poles can be calculated shown below:

$$f_{Z1} = 0.75 \cdot f_{P0}$$
 $f_{Z2} = f_{P0}$
 $f_{P2} = f_{Z0}$ (eq. 22)
 $f_{P3} = \frac{f_{S}}{2}$

The second one (method II) is for ceramic capacitors:

$$f_{Z2} = f_0 \cdot \sqrt{\frac{1 - \sin \theta_{\text{max}}}{1 + \sin \theta_{\text{max}}}}$$

$$f_{P2} = f_0 \cdot \sqrt{\frac{1 + \sin \theta_{\text{max}}}{1 - \sin \theta_{\text{max}}}}$$

$$f_{Z1} = 0.5 \cdot f_{Z2}$$

$$f_{P3} = 0.5 \cdot f_{S}$$
(eq. 23)

The remaining calculations are the same for both methods.

$$\begin{split} R_{C1} >> & \frac{2}{gm} \\ C_{C1} = \frac{1}{2 \cdot \pi \cdot f_{Z1} \cdot R_{C1}} \\ C_{C2} = & \frac{1}{2 \cdot \pi \cdot f_{P3} \cdot R_{C1}} \\ C_{FB1} = & \frac{2 \cdot \pi \cdot f_0 \cdot L \cdot V_{RAMP} \cdot C_{OUT}}{V_{IN} \cdot R_{C1}} \\ R_{FB1} = & \frac{1}{2\pi \cdot C_{FB1} \cdot f_{P2}} \\ R1 = & \frac{1}{2 \cdot \pi \cdot C_{FB1} \cdot f_{Z2}} - R_{FB1} \\ R2 = & \frac{V_{ref}}{V_{OUT} - V_{ref}} \cdot R1 \end{split}$$

To check the design of this compensation network, the equation must be true

$$\frac{ R1 \cdot R2 \cdot R_{FB1} }{ R1 \cdot R_{FB1} + R2 \cdot R_{FB1} \cdot R1 \cdot R2 } > \frac{1}{gm} \ \ (eq. \ 25)$$

If it is not true, then a higher value of R_{C1} must be selected.

Input Power Supply

The NCP1034 controller and built–in drivers need to be powered through V_{CC} , DRVV $_{CC}$ and V_b pins with a voltage between 10 V - 18 V. The supply current requirement is a summation of the static and dynamic currents. Static current consumption can be calculated by the following equation:

$$I_{CS} = I_{CC} + I_{C} + I_{B}$$
 (eq. 26)

Dynamic current consumption is calculated using the following equation, base on the switching frequency and MOSFET gate charge.

$$I_{CD} = (Q_{G(low)} + Q_{G(high)}) \cdot f$$
 (eq. 27)

To power the device, an external power supply or voltage regulator from V_{IN} can be used. Two options are a linear




Figure 31. Linear Shunt Voltage Regulator

For the linear shunt voltage regulator (option a) the V_{CC} voltage is the same as the zener diode reverse voltage V_Z . The value of the resistor R can be calculated using Equation 28, where I_{ZT} is the minimum reverse current at V_Z . The value selected should be lower than the calculated value. The maximum power losses of resistor R and the zener diode D can be calculated by Equations 29 and 30.

$$R < \frac{V_{\text{INmin}} - V_{\text{CC}}}{I_{\text{CS}} + I_{\text{CD}} + I_{ZT}}$$
 (eq. 28)

$$P_{R} = (V_{INmax} - V_{CC}) \cdot (I_{CS} + I_{CD}) \quad (eq. 29)$$

$$P_{D} = \left(\frac{V_{INmax} - V_{CC}}{R} - ICS\right)$$
 (eq. 30)

The shunt voltage regulator with transistor (option b) is advantageous when the zener diode loss is too high or when input voltage varies across a wide range and it is difficult to set a bias point. The output voltage is lower than V_Z due to the V_{BE} of the transistor. The maximum resistor value of R can be calculated by Equation 31, where β is the transistor

shunt voltage regulator and a shunt voltage regulator with transistor, as shown in Figure 31. A voltage regulator without a transistor can be used when the power consumption is low and zener diode power dissipation is acceptable. Otherwise, a shunt regulator with transistor can be used.




Figure 32. Shunt Voltage Regulator with Transistor

DC current gain. The maximum power dissipation of the resistor, zener diode and transistor are calculated by Equations 32 to 34. The transistor reverse breakdown voltage must be selected to be able to withstand the voltage difference between maximum input voltage and VCC.

$$R < \frac{V_{INmin} - V_{ZT}}{\frac{|CS^{+1}CD}{\alpha} + I_{ZT}}$$
 (eq. 31)

$$P_{R} = \left(V_{INmax} - V_{CC}\right) \cdot \left(\frac{I_{CS} + I_{CD}}{\beta} + I_{ZT}\right) \quad (eq. 32)$$

$$P_{D} = \left(\frac{V_{INmax} - V_{ZT}}{R} - \frac{I_{CS}}{\beta}\right) \cdot V_{ZT} \quad \text{(eq. 33)}$$

$$P_{D} = \left(\frac{V_{INmax} - V_{ZT}}{R} - \frac{I_{CS}}{\beta}\right) \cdot V_{ZT} \quad \text{(eq. 34)}$$

$$P_{T} = (V_{INmax} - V_{CC}) \cdot (I_{CS} + I_{CD})$$
 (eq. 35)

Table 2. POWER SUPPLY REGULTOR EXAMPLES

Components	MOSFETs	Q _{G(TOT)} (nC)	f (kHz)	V _{INmax} (V)	V _{INmin} (V)	I _{SUPPLYmax} (mA)	R _{BIAS} (kΩ)	ZD	Transistor
LS-FET	NTD24N06	24	200	60	36	8.7	2.6	MMSZ4699	-
HS-FET	NTD3055	7.1							
LS-FET	NTD24N06	24	300	60	20	16.9	10	MMSZ4699	MJD31
HS-FET	NTD24N06	24	1						

PCB Layout

The layout of high-frequency and high-current switching converters has a large impact on the circuit parameters. It is

important, therefore, to pay close attention to the PCB layout.

The input capacitor, MOSFETs, inductor and output capacitor should be placed as close as possible to one another. This is suitable to reduce EMI and to minimize VS overshoots. Connecting the signal and power ground at one point near the output connector improves load regulation. Connection between the source pin of the low side MOSFET

and the IC should be very short with wide traces and optimally using two layers to achieve minimum inductance between them.

The blocking and bootstrap capacitors should be placed as close as possible to the IC. The feedback and compensation network should be close to the IC to minimize noise.

TYPICAL APPLICATION




Figure 33. Single Output Buck Converter from 38 V - 58 V to 5 V/5 A @ 200 kHz




Figure 34. Efficiency and Power Loss of Circuit at Figure 33

Bill of Materials

Designator	Qty	Description	Value	Tolerance	Footprint	Manufacturer	Manufacturer Part Number
R9	1	Resistor	1k2	1%	1206	Vishay	CRCW10261K20FKEA
R5	1	Resistor	3k9	1%	1206	Vishay	CRCW10263K90FKEA
R3	1	Resistor	4k7	1%	1206	Vishay	CRCW10264K60FKEA
R2	1	Resistor	5k6	1%	1206	Vishay	CRCW10265K60FKEA
R1	1	Resistor	16k9	1%	1206	Vishay	CRCW102616K9FKEA
R6	1	Resistor	20k	1%	1206	Vishay	CRCW102620K0FKEA
R11A, R11B, R11C, R11D, R11E	5	Resistor	12k	1%	1206	Vishay	CRCW102612K0FKEA
R4	1	Resistor	110k	1%	1206	Vishay	CRCW1206110KFKEA
R7, R8, R10	3	Resistor	10k	1%	1206	Vishay	CRCW120610K0FKEA
C8	1	Ceramic Capacitor	1n8	10%	1206	Kemet	C1206C182K5FA-TU
C6	1	Ceramic Capacitor	12n	10%	1206	Kemet	C1206C123K5FACTU
C5	1	Ceramic Capacitor	220n	10%	1206	Kemet	C1206C224K5RACTU
C7	1	Ceramic Capacitor	330p	10%	1206	Kemet	-
C2, C3, C4, C10	4	Ceramic Capacitor	100n	10%	1206	Kemet	C1206F104K1RACTU
C9A, C9B, C9C	3	Ceramic Capacitor	47μ/6.3V	20%	1210	Kemet	C1210C476M9PAC7800
C1A, C1B	2	Ceramic Capacitor	2.2μ/100V	10%	1210	Murata	GRM32ER72A225KA35L
L1	1	Inductor SMD	13μ	20%	13x13	Würth	744355131
D1	1	Switching Diode	MMSD4148	-	SOD123	ON Semiconductor	MMSD4148T1G
D2	1	Zener Diode 12V	MMSZ4699	-	SOD123	ON Semiconductor	MMSZ4699T1G
Q2	1	Power N-MOSFET	NTD3055	_	DPAK	ON Semiconductor	NTD3055-150G
Q3	1	Power N-MOSFET	NTD24N06	-	DPAK	ON Semiconductor	NTD24N06T4G
IO1	1	Synchronous PWM Buck Controller	NCP1034	-	SOIC16	ON Semiconductor	NCP1034DR2G




Figure 35. Top Layer




Figure 37. Top Side Components




Figure 36. Bottom Layer




Figure 38. Bottom Side Components







Figure 39. Typical Application Board Photos


ORDERING INFORMATION

Device	Package	Shipping [†]
NCP1034DR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS






⊕ 0.25 (0.010) M T B S A S

NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M. 1982.
- CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0 °	7°	0 °	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and una are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application of use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative