

# Fast Turn-off Intelligent Controller

The Future of Analog IC Technology

# DESCRIPTION

The MP6902 is a Low-Drop Diode Emulator IC for Flyback converters which combined with an external switch replace s Schottky rectification diodes for high efficie ncy. The chip regulate s the forward drop of an external switch to about 70mV and switches it off as soon as the voltage becomes n egative. MP6902 has a light-loa d sleep mode that redu ces the quiescent current to <300uA.

## **FEATURES**

- Supports DCM and Quasi-Resonant Flyback Converters
- Works with 12V Standard and 5V Logic Level FETS
- Compatible with Energy Star, 1W Standby Requirements
- V DD Range From 8V to 24V
- Fast Turn-off Total Delay of 20ns
- Max 400kHz Switching Frequency
- <300 µA Quiescent Current at Light Load Mode
- Supports High-side and Low-side Rectification
- Power Savings of Up to 1.5W in a Typical Notebook Adapter


## **APPLICATIONS**

- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems
- Flyback Converters

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

## TYPICAL APPLICATION



13 www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.




### **ORDERING INFORMATION**

Part Number*	Package	Top Marking		
MP6902DS	SOIC8	MP6902DS		

\* For Tape & Reel, add suffix -Z (e.g. MP6902DS-Z);

For RoHS Compliant Packaging, add suffix -LF; (e.g. MP6902DS-LF-Z)

## PACKAGE REFERENCE



## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

$V_{DD}$ to $V_{SS}$	0.3V to +27V
PGND to V <sub>ss</sub>	
$V_G$ to $V_{SS}$	
$V_D$ to $V_{SS}$	0.7V to +180V
LL, EN to V <sub>SS</sub>	0.3V to +6.5V
Maximum Operating Frequency.	
Continuous Power Dissipation	(T <sub>A</sub> =+25°C) <sup>(2)</sup>
	1.4W
Junction Temperature	150°C
Lead Temperature (Solder)	260°C
Storage Temperature	
	<i>i</i>

## Recommended Operation Conditions <sup>(3)</sup>

## Thermal Resistance $^{(4)}$ $\theta_{JA}$ $\theta_{JC}$

SOIC8	.90	. 45	°C/W
-------	-----	------	------

#### Notes:

- 2) The maximum allowable power dissipation is a function of the maximum junction tempe rature T J(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Internal thermal shutdo wn circuitr y protects the device from permanent damage.
- 3) The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

<sup>1)</sup> Exceeding these ratings may damage the device.



## **ELECTRICAL CHARACTERISTICS**

#### $V_{DD} = 12V$ , $T_A = +25^{\circ}C$ , unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
V <sub>DD</sub> Voltage Range			8		24	V
V <sub>DD</sub> UVLO Rising			5.0	6.0	7.0	V
V <sub>DD</sub> UVLO Hysteresis			0.8	1	1.2	V
Operating Current	I <sub>CC</sub>	C <sub>LOAD</sub> =5nF, F <sub>SW</sub> =100kHz	8		10	mA
Quiescent Current	l <sub>q</sub>	V <sub>SS</sub> -V <sub>D</sub> =0.5V	2		3	mA
Shutdown Current		V <sub>DD</sub> =4V V <sub>DD</sub> =20V, EN=0V		210 375	255 440	μA
Light-load Mode Current				290	380	μA
Thermal Shutdown				150		°C
Thermal Shutdown Hysteresis				30		°C
Enable UVLO Rising			1.1	1.5	1.9	V
Enable UVLO Hysteresis				0.2	0.4	V
Internal Pull-up Current On EN Pin				10	15	μA
CONTROL CIRCUITRY SECTION	N				•	
V <sub>SS</sub> –V <sub>D</sub> Forward Voltage	V <sub>fwd</sub>		55	70	85	mV
	T <sub>Don</sub>	C <sub>LOAD</sub> = 5nF		150		ns
Turn-on Delay	T <sub>Don</sub>	C <sub>LOAD</sub> = 10nF		250		ns
Input Bias Current On V <sub>D</sub> Pin		V <sub>D</sub> = 180V			1	μA
Minimum On-time <sup>(5)</sup>	T <sub>MIN</sub>	C <sub>LOAD</sub> = 5nF		1.6		μs
Light-load-enter Delay	T <sub>LL-Delay</sub>	R <sub>LL</sub> =100kΩ		100		μs
Light-load-enter Pulse Width	T <sub>LL</sub>	R <sub>LL</sub> =100kΩ 1.3		1.75	2.2	μs
Light-load-enter Pulse Width Hysteresis	T <sub>LL-H</sub> R	<sub>LL</sub> =100kΩ		0.2		μs
Light-load Resistor Value	R <sub>LL</sub>		30		300	kΩ
Light-load Mode Exit Pulse Width Threshold (V <sub>DS</sub> )	V <sub>LL-DS</sub>		-400	-250	-150	mV
Light-load Mode Enter Pulse Width Threshold $(V_{GS})^{(5)}$	$V_{LL-GS}$			1.0		V
GATE DRIVER SECTION	-	-			-	
V <sub>G</sub> (Low)		<sub>LOAD</sub> =1mA		0.05	0.1	V
V <sub>G</sub> (High)		V <sub>DD</sub> >17V	13	14	15	V
		V <sub>DD</sub> <17V	V <sub>DD</sub> -2.2			
Turn-off Threshold ( $V_{SS}$ - $V_D$ )				30		mV
Turn-off Propagation Delay		V <sub>D</sub> =V <sub>SS</sub>		15		ns
Turn-off Total Delay	T <sub>Doff</sub>	$V_D = V_{SS}, C_{LOAD} = 5nF, R_{GATE} = 0\Omega$	35			ns
	T <sub>Doff</sub>	$V_D = V_{SS}, C_{LOAD} = 10nF, R_{GATE} = 0\Omega$	45			ns
Pull Down Impedance				1	2	Ω
Pull Down Current <sup>(5)</sup>		3V <v<sub>G&lt;10V</v<sub>		2		Α

Notes:

5) Guaranteed by Design and Characterization.




## **PIN FUNCTIONS**

Pin #	Name	Description
1	PGND	Power Ground, return for driver switch
2	EN	Enable pin, active high
3	LL	Light load timing setting. Connect a resistor to set the light load timing.
4	VD	FET drain voltage sense
5	VSS	Ground, also used as reference for VD
6 VDD		Supply Voltage
7 NC		No connection
8	VG	Gate drive output



## **TYPICAL PERFORMANCE CHARACTERISTICS**







## **BLOCK DIAGRAM**




Figure 1—Function Block Diagram





## **OPERATION**

The MP690 2 supports operation in DCM an d Quasi-Resonant Flyback converters. The control circuitry con trols the gate in forward mode an d will turn the gate off when the MOSFET current is fairly low.

#### Blanking

The control circuitry contains a blanking function. When it pulls the MOSF ET on/off, it makes sure that the on/ off state at least last s for some time. The turn on blanking time is  $\sim$  1.6us, which determines the minimum on-time. During the turn on blanking period, the turn off threshold is n ot totally blan ked, but changes t he threshold voltage to ~+50mV (i nstead of -30mV). Th is assures that the part can always be turned off even during the turn on blanking period. (Albeit slower)

#### **VD Clamp**

Because V  $_{\rm D}$  can go a s high as 180V, a Hig h-Voltage JF ET is u sed at the inp ut. To avoid excessive currents when Vg goes b elow -0.7V, a small resist or is re commended between V  $_{\rm D}$  and the drain of the external MOSFET.

#### **Under-Voltage Lockout (UVLO)**

When the VDD is below UVLO threshold, the part is in sleep mode and the Vg pin is pulled low by a  $10k\Omega$  resistor.

#### Enable pin

If EN is pulled low, the part is in sleep mode.

#### Thermal shutdown

If the junction temperat ure of the chip exceeds  $170^{\circ}$ C, the Vg will be pulled low and the part t stops switching. The part will return to normal function af ter the jun ction temp erature has s dropped to  $120^{\circ}$ C.

#### **Thermal Design**

If the dissipation of t he chip is higher than 100mW due to switching frequencies above 100kHz.

#### **Turn-on Phase**

When the synchronous MOSFET i s conducting, current will flow throu gh its body diode which generates a negative Vds across it. Because this

body diode voltage drop (<-500mV) is much smaller than the turn on threshold of the control circuitry (-70mV), whic h will then pull the gat e driver volta ge high to turn on the synchronous MOSFET after about 150ns tu rn on delay (Defined in Figure 2).

As soon a s the turn on threshold (-70mV) is triggered, a blanking t ime (Minimum on-time : ~1.6us) will be added during which the turn off threshold will be changed from -30mV to +50mV. This blanking time can help to avoid error trigger on turn off threshold caused by the turn on ringing of the synchronous MOSFET.




Figure 2—Turn on and Turn off delay

#### **Conducting Phase**

When the synchronous MOSFET is turned on, Vds beco mes to rise according to its on resistance, as soon as Vds rises a bove the turn on threshold (-70mV), the control circuitry sto ps pulling up t he gate dr iver which I eads the gate voltage is p ulled down by the inter nal pull-down resistance ( $10k\Omega$ ) to larger the on resistance of synchronous MOSFET to ease the rise of V ds. By doing that, Vds is adjusted to be around -70mV even when the current through the MOS is fairly small, this function can ma ke the driver voltage fairly low when the synchronous MOSFET is turned off to fast the turn off speed (this function is still active during turn on blanking time which means the gate driver could still b e turned off even with very s mall duty of the synchronous MOSFET).

MP6902 Rev. 1.13 1/11/2013 MPS





#### **Turn-off Phase**


When Vds rises to trigger the turn off threshold (-30mV), the gate volta ge is pulle d to low af ter about 20ns turn off delay (defined in Figure 2) by the control circuitry. Simi lar with turn-on phase, a 200ns bla nking time is adde d after the synchronous MOSFET is turned off to avoid error trigger.


Figure 3 shows synchronous rectif ication operation at heavy load condit ion. Due to the high current, the gate driver will be saturated a t first, during which the g ate driver voltage is ke pt at ~2V lower than V  $_{DD}$  (when  $V_{DD}$ >16V, ga te driver will be internal clamped at 14V). After Vds goes to a bove -70mV, gate dr iver voltage decreases to adjust the Vds to typical -70mV.

Figure 4 shows synchronous rectif ication operation at light load condition. Due to the low current, the gate driver voltage never saturates but begins to decre ase as soon as th e synchronous MOSFET is turne d on and adjust the Vds.












Figure 5—Drain-Source and Gate Driver voltage on SR MOFET

Figure 5 shows t he whole synchron ous rectification waveform on drain-source volta ge  $V_{DS}$  and gate driver signal  $V_{GS}$ . For safe operation of the IC, it is required:

$$V_{OUT} + V_{IN} / n + V_{DS_Spike} < 180 V * k$$

Where 180V is the maximum voltage rating on  $V_D$  pin of MP6902, V <sub>IN</sub>/V<sub>OUT</sub> is the in put/output DC voltage, n is the turn ratio from primary t o secondary of the powe r transformer, V <sub>DS\_Spike</sub> is the spike voltage on d rain-source which is lead by leakage inductance, while k is the de-rating factor which is usually selected as 0.7~0.8.

#### Light-load Latch-off Function

The gate driver of MP69 02 is latched to save the driver loss at light-load condition to improve efficiency. When the synchronous MOSFET's conducting period keeps lower than light load timing  $(T_{LL})$  for longer than the light-load-enter delay (T<sub>LL-Delay</sub>), MP6902 enters light-load mode and latches off the gate driver. Here the synchronous MOSFET's conducting period is from turn on of the gate driver to the moment when  $V_{GS}$  drops to below 1V ( $V_{LL GS}$ ). During light-load mode. MP6902 monitors the synchronous MOSFET's body diode conducting period by sensing the time duration of the  $V_{DS}$ below -250mV(V<sub>LL DS</sub>). If it is longer than  $T_{LL}+T_{LL-}$ H (T<sub>LL-H</sub>, light-load-enter pulse width hysteresis), the light-load mode is finished and gate driver of MP6902 is unlatched to restart the synchronous rectification.



For MP6902, the light load enter timing ( $T_{LL}$ ) is programmable by connecting a resistor ( $R_{LL}$ ) on LL pin, by monitoring the LL pin current (the LL pin voltage keeps at ~2V internally),  $T_{LL}$  is set as following:

$$T_{LR} \approx \Omega_{LL} (k) \cdot \frac{2.2 \mu s}{100 k \Omega}$$

#### SR MOSFET Selection and Driver Ability

The Power Mosfet selection proved to be a trade off between Ron and Qg. In order to achieve high efficiency, the Mosfet with smaller Ron is always preferred, while the Qg is usually larger with smaller Ron, which mak es the turn-on/off spee d lower and lead to larger power loss. For MP6902, because Vd s is regu lated at ~-70mV during the driving period, the Mosfet with too small Ron is not recommend, because the gate driver ma y be pulled down to a fairly low level with too small Ron when t he Mosfet current is still fairly high, which make the advantage of the low Ron inconspicuous.

Figure 6 shows the typical wave form of QR flyback. Assume 50% duty cycle and the output current is  $I_{OUT}$ .


To achieve fairly high usage of the Mosfet's Ron, it is expected that the Mosfet be fully turned on at least 50% of the SR conduction period:

 $Vds = -Ic \times Ron = -2 \cdot I_{OUT} \times Ron \le -Vfwd$ 

Where V<sub>ds</sub> is Drain-Source voltage of the Mosfet and V  $_{\rm fwd}$  is the forward voltage threshold o f MP6902, which is ~70mV.

So the Mosfet's Ron is recommen ded to be n o lower than ~35/I  $_{OUT}$  (m  $\Omega$ ). (For example, for 5A application, the Ro n of the Mosfet is recommended to be no lower than 7m $\Omega$ )

Figure 7 shows the correspondin g total delay during turn-on period (t Total, see Figure 2) wit h driving diffe rent Qg Mosfet by MP6902. From Figure 7, w ith driving a 120nC Qg Mosfet, th e driver ability of MP6902 is able to pull up the gate driver volta ge of the Mosfet to  $\sim$ 5V in 300ns as soon as t he body diode of th e Mosfet is conducting, which greatly save the turn-on power loss in the Mosfet's body diode.



# Figure 6—Synchronous Rectification typical waveforms in QR Flyback





Figure 7—Total Turn-on Delay vs. Qg

**Typical System Implementations** 



#### Figure 8— IC Supply derived directly from Output Voltage

Figure 8 shows the typical syst em implementation for the IC supply derived from output voltage, which is available in low-sid e rectification and the output voltage is recommended to be in the  $V_{DD}$  range of MP6902 (from 8V to 24V).

If output v oltage is o ut of the  $V_{DD}$  range of MP6902 or high-side r ectification is used, it is recommended to use a n auxiliary winding from the power transformer for the IC supply, which is shown in Figure 9 and Figure.10.

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.







Figure 9— IC Supply derived from Auxiliary Winding in Low-Side Rectification



#### Figure 10— IC Supply derived from Auxiliary Winding in High-Side Rectification

There is another non-auxiliary win ding solutio n for the IC supply, which uses an external LDO circuit from the secondary transformer windin g. See Figure.11 and Figure.12, co mpared with using auxiliary winding for IC supply, this solutio n has a bit higher power loss which is dissipate on the LDO circuit esp ecially when the secondar y winding voltage is high.




Figure 11— IC Supply derived from Secondary Winding through External LDO in Low-Side Rectification




Figure 12— IC Supply derived from Secondary Winding through External LDO in High-Side Rectification



## **TYPICAL APPLICATION CIRCUIT**





Figure 13—MP6902 for Secondary Synchronous Controller in 90W Flyback Application



## **PACKAGE INFORMATION**



**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS will not assume any legal responsibility for any said applications.