



1GB – 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM

FEATURES

- 244-pin, very low profile dual in-line memory module (VLP Mini-DIMM)
- Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300*, and PC2-6400*
- Supports ECC error detection and correction
- $V_{cc} = V_{ccq} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$ to $3.6V$
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- Programmable CAS# latency (CL)
- Posted CAS# additive latency (AL)
- On-die termination (ODT)
- Programmable burst lengths: 4 or 8
- Serial Presence Detect (SPD) with EEPROM
- Auto and Self Refresh Capability (64ms: 8,192 cycle refresh)
- Gold (Au) edge contacts
- RoHS compliant
- Dual Rank
- Package option
 - 244 Pin Mini-DIMM
 - PCB – 18.29mm (0.72")

DESCRIPTION

The W3HG264M72EER is a 2x64Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 64Mx8 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 244-pin DIMM FR4 substrate.

* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option
- Parity option

OPERATING FREQUENCIES

| | PC2-3200 | PC2-4200 | PC2-5300* | PC2-6400* |
|-------------|----------|----------|-----------|-----------|
| Clock Speed | 200MHz | 266MHz | 333MHz | 400MHz |
| CL-tRCD-tRP | 3-3-3 | 4-4-4 | 5-5-5 | 6-6-6 |

* Contact factory for availability



PIN CONFIGURATION


| Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol |
|---------|------------------|---------|-----------------|---------|-----------------|---------|--------------------|
| 1 | V _{REF} | 62 | A4 | 123 | V _{ss} | 184 | V _{cc} |
| 2 | V _{ss} | 63 | V _{cc} | 124 | DQ4 | 185 | A3 |
| 3 | DQ0 | 64 | A2 | 125 | DQ5 | 186 | A1 |
| 4 | DQ1 | 65 | V _{cc} | 126 | V _{ss} | 187 | V _{cc} |
| 5 | V _{ss} | 66 | V _{ss} | 127 | DQ0 | 188 | CK0 |
| 6 | DQS0# | 67 | V _{ss} | 128 | NC | 189 | CK0# |
| 7 | DQS0 | 68 | NC/PAR_IN | 129 | V _{ss} | 190 | V _{cc} |
| 8 | V _{ss} | 69 | V _{cc} | 130 | DQ6 | 191 | A0 |
| 9 | DQ2 | 70 | A10/AP | 131 | DQ7 | 192 | BA1 |
| 10 | DQ3 | 71 | BA0 | 132 | V _{ss} | 193 | V _{cc} |
| 11 | V _{ss} | 72 | V _{cc} | 133 | DQ12 | 194 | RAS# |
| 12 | DQ8 | 73 | WE# | 134 | DQ13 | 195 | V _{cc} |
| 13 | DQ9 | 74 | V _{cc} | 135 | V _{ss} | 196 | CS0# |
| 14 | V _{ss} | 75 | CAS# | 136 | DM1 | 197 | V _{cc} |
| 15 | DQS1# | 76 | V _{cc} | 137 | NC | 198 | ODT0 |
| 16 | DQS1 | 77 | CS1# | 138 | V _{ss} | 199 | A13 |
| 17 | V _{ss} | 78 | ODT1 | 139 | NC | 200 | V _{cc} |
| 18 | RESET# | 79 | V _{cc} | 140 | NC | 201 | NC |
| 19 | NC | 80 | NC | 141 | V _{ss} | 202 | V _{ss} |
| 20 | V _{ss} | 81 | V _{ss} | 142 | DQ14 | 203 | DQ36 |
| 21 | DQ10 | 82 | DQ32 | 143 | DQ15 | 204 | DQ37 |
| 22 | DQ11 | 83 | DQ33 | 144 | V _{ss} | 205 | V _{ss} |
| 23 | V _{ss} | 84 | V _{ss} | 145 | DQ20 | 206 | DM4 |
| 24 | DQ16 | 85 | DQS4# | 146 | DQ21 | 207 | NC |
| 25 | DQ17 | 86 | DQS4 | 147 | V _{ss} | 208 | V _{ss} |
| 26 | V _{ss} | 87 | V _{ss} | 148 | DM2 | 209 | DQ38 |
| 27 | DQS2# | 88 | DQ34 | 149 | NC | 210 | DQ39 |
| 28 | DQS2 | 89 | DQ35 | 150 | V _{ss} | 211 | V _{ss} |
| 29 | V _{ss} | 90 | V _{ss} | 151 | DQ22 | 212 | DQ44 |
| 30 | DQ18 | 91 | DQ40 | 152 | DQ23 | 213 | DQ45 |
| 31 | DQ19 | 92 | DQ41 | 153 | V _{ss} | 214 | V _{ss} |
| 32 | V _{ss} | 93 | V _{ss} | 154 | DQ28 | 215 | DM5 |
| 33 | DQ24 | 94 | DQS5# | 155 | DQ29 | 216 | NC |
| 34 | DQ25 | 95 | DQS5 | 156 | V _{ss} | 217 | V _{ss} |
| 35 | V _{ss} | 96 | V _{ss} | 157 | DM3 | 218 | DQ46 |
| 36 | DQS3# | 97 | DQ42 | 158 | NC | 219 | DQ47 |
| 37 | DQS3 | 98 | DQ43 | 159 | V _{ss} | 220 | V _{ss} |
| 38 | V _{ss} | 99 | V _{ss} | 160 | DQ30 | 221 | DQ52 |
| 39 | DQ26 | 100 | DQ48 | 161 | DQ31 | 222 | DQ53 |
| 40 | DQ27 | 101 | DQ49 | 162 | V _{ss} | 223 | V _{ss} |
| 41 | V _{ss} | 102 | V _{ss} | 163 | CB4 | 224 | NC |
| 42 | CB0 | 103 | SA2 | 164 | CB5 | 225 | NC |
| 43 | CB1 | 104 | NC | 165 | V _{ss} | 226 | V _{ss} |
| 44 | V _{ss} | 105 | V _{ss} | 166 | DM8 | 227 | DM6 |
| 45 | DQS8# | 106 | DQS6# | 167 | NC | 228 | NC |
| 46 | DQS8 | 107 | DQS6 | 168 | V _{ss} | 229 | V _{ss} |
| 47 | V _{ss} | 108 | V _{ss} | 169 | CB6 | 230 | DQ54 |
| 48 | CB2 | 109 | DQ50 | 170 | CB7 | 231 | DQ55 |
| 49 | CB3 | 110 | DQ51 | 171 | V _{ss} | 232 | V _{ss} |
| 50 | V _{ss} | 111 | V _{ss} | 172 | NC | 233 | DQ60 |
| 51 | NC | 112 | DQ56 | 173 | V _{cc} | 234 | DQ61 |
| 52 | V _{cc} | 113 | DQ57 | 174 | CKE1 | 235 | V _{ss} |
| 53 | CKE0 | 114 | V _{ss} | 175 | V _{cc} | 236 | DM7 |
| 54 | V _{cc} | 115 | DQS7# | 176 | NC | 237 | NC |
| 55 | NC | 116 | DQS7 | 177 | NC | 238 | V _{ss} |
| 56 | NC/ERR_OUT | 117 | V _{ss} | 178 | V _{cc} | 239 | DQ62 |
| 57 | V _{cc} | 118 | DQ58 | 179 | A12 | 240 | DQ63 |
| 58 | A11 | 119 | DQ59 | 180 | A9 | 241 | V _{ss} |
| 59 | A7 | 120 | V _{ss} | 181 | V _{cc} | 242 | SDA |
| 60 | V _{cc} | 121 | SA0 | 182 | A8 | 243 | SCL |
| 61 | A5 | 122 | SA1 | 183 | A6 | 244 | V _{CCSPD} |

PIN NAMES

| Pin Name | Function |
|--------------------|---|
| A0-13 | Address Inputs |
| BA0,BA1 | SDRAM Bank Address |
| DQ0-DQ63 | Data Input/Output |
| CB0-CB7 | Check Bits |
| DQS0-DQS8 | Data strobes |
| DQS0#-DQS8# | Data strobes complement |
| ODT0, ODT1 | On-die termination control |
| CK0,CK0# | Clock Inputs |
| CKE0, CKE1 | Clock Enables |
| CS0#, CS1# | Chip Selects |
| RAS# | Row Address Strobe |
| CAS# | Column Address Strobe |
| WE# | Write Enable |
| RESET# | Register Reset Input |
| DM (0-8) | Data Masks |
| V _{CCSPD} | SPD Power |
| V _{cc} | |
| V _{ccq} | I/O Power (1.8V) |
| A10/AP | Address Input/Auto Precharge |
| V _{ss} | Ground |
| PAR_IN | Parity bit for the address and control bus |
| ERR_OUT | Parity error found on the address and control bus |
| SA0-SA2 | SPD address |
| SDA | SPD Data Input/Output |
| SCL | Clock Input |
| NC | No connect |
| V _{REF} | Input/Output Reference |



FUNCTIONAL BLOCK DIAGRAM





DC OPERATING CONDITIONS

All voltages referenced to Vss

| Parameter | Symbol | Min | Typical | Max | Unit | Notes |
|---------------------------------|------------------|-------------------------|-------------------------|-------------------------|------|-------|
| Supply voltage | V _{CC} | 1.7 | 1.8 | 1.9 | V | 1 |
| I/O Supply voltage | V _{CCQ} | 1.7 | 1.8 | 1.9 | V | 4 |
| V _{CCL} Supply voltage | V _{CCL} | 1.7 | 1.8 | 1.9 | V | 4 |
| I/O Reference voltage | V _{REF} | 0.49 x V _{CCQ} | 0.50 x V _{CCQ} | 0.51 x V _{CCQ} | V | 2 |
| I/O Termination voltage | V _{TT} | V _{REF} -0.04 | V _{REF} | V _{REF} + 0.04 | V | 3 |

Notes:

1. V_{CC} and V_{CCQ} must track each other. V_{CCQ} must be less than or equal to V_{CC}.
2. V_{REF} is expected to equal V_{CCQ}/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed ±1 percent of the DC value. Peak-to-peak AC noise on V_{REF} may not exceed ±2 percent of V_{REF} (DC). This measurement is to be taken at the nearest V_{REF} bypass capacitor.
3. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF}.
4. V_{CCQ} tracks with V_{CC}; V_{CCL} track with V_{CC}.

ABSOLUTE MAXIMUM DC RATINGS

| Symbol | Parameter | | MIN | MAX | Unit |
|------------------------------------|---|--|------|-----|------|
| V _{CC} | Voltage on V _{CC} pin relative to V _{SS} | | -1.0 | 2.3 | V |
| V _{CCQ} | Voltage on V _{CCQ} pin relative to V _{SS} | | -0.5 | 2.3 | V |
| V _{CCL} | Voltage on V _{CCL} pin relative to V _{SS} | | -0.5 | 2.3 | V |
| V _{IN} , V _{OUT} | Voltage on any pin relative to V _{SS} | | -0.5 | 2.3 | V |
| T _{STG} | Storage temperature | | -55 | 100 | °C |
| T _{CASE} | Device operating temperature | | 0 | 85 | °C |
| T _{OPR} | Operating temperature (ambient) | | 0 | 55 | °C |
| I _L | Input leakage current; Any input 0V < V _{IN} < V _{CC} ; V _{REF} input 0V < V _{IN} < 0.95V; Other pins not under test = 0V | Command/Address, RAS#, CAS#, WE#, CS#, CKE | -5 | 5 | µA |
| | | CK, CK# | -5 | 5 | µA |
| | | DM | -5 | 5 | µA |
| I _{OZ} | Output leakage current; 0V < V _{OUT} < V _{CCQ} ; DQs and ODT are disable | DQ, DQS, DQS# | -10 | 10 | µA |
| I _{VREF} | V _{REF} leakage current; V _{REF} = Valid V _{REF} level | | -18 | 18 | µA |

INPUT/OUTPUT CAPACITANCE

TA=25 0 C, f=1 00MHz

| Parameter | Symbol | Min | Max | Unit |
|--|-------------------|-----|-----|------|
| Input capacitance (A0 - A13, BA0 - BA1 ,RAS#,CAS#,WE#) | C _{IN1} | | | pF |
| Input capacitance (CKE0), (ODT0) | C _{IN2} | | | pF |
| Input capacitance (CS0#) | C _{IN3} | | | pF |
| Input capacitance (CK0, CK0#) | C _{IN4} | | | pF |
| Input capacitance (DM0 - DM8), (DQS0 - DQS8) | C _{IN5} | | | pF |
| Input capacitance (DQ0 - DQ63), (CB0 - CB7) | C _{OUT1} | | | pF |

**OPERATING TEMPERATURE CONDITION**

| Parameter | Symbol | Rating | Units | Notes |
|-----------------------|------------|-------------|-------|-------|
| Operating temperature | T_{OPER} | 0°C to 85°C | °C | V |

Notes:

1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDEC JESD51 .2
2. At 0 - 85°C, operation temperature range, all DRAM specification will be supported.

INPUT DC LOGIC LEVEL

All voltages referenced to Vss

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|--------------|-----------------|-----------------|------|
| Input High (Logic 1) Voltage | $V_{IH(DC)}$ | $V_{REF} + 125$ | $V_{REF} + 300$ | mV |
| Input Low (Logic 0) Voltage | $V_{IL(DC)}$ | -300 | $V_{REF} - 125$ | mV |

INPUT AC LOGIC LEVEL

All voltages referenced to Vss

| Parameter | Symbol | Min | Max | Unit |
|---|--------------|-----------------|-----------------|------|
| AC Input High (Logic 1) Voltage (DDR2-400/533) | $V_{IH(AC)}$ | $V_{REF} + 250$ | — | mV |
| AC Input High (Logic 1) Voltage (DDR2-667) | $V_{IH(AC)}$ | $V_{REF} + 200$ | — | mV |
| AC Input Low (Logic 0) Voltage | $V_{IL(AC)}$ | — | $V_{REF} - 250$ | mV |



DDR2 Icc SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only; TA = 0°C, Vcc = 1.9V

| Symbol | Parameter | Condition | 806 | 667 | 534 | 403 | Unit | |
|---------|---|---|---------------------------|-------|-------|-------|-------|----|
| Icc0* | Operating one bank active-precharge; | tck = tck(Icc); trc = trc(Icc); tRAS = tRAS MIN(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,525 | 1,615 | 1,795 | mA | |
| Icc1* | Operating one bank active-read-precharge; | Iout = 0mA; BL = 4; CL = CL(Icc); tck = tck(Icc); trc = trc(Icc); tRAS = tRAS MIN(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING; Data pattern is same as Icc4W. | TBD | 1,615 | 1,750 | 1,930 | mA | |
| Icc2P** | Precharge power-down current; | All banks idle; tck = tck(Icc); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | TBD | 490 | 490 | 490 | mA | |
| Icc2Q** | Precharge quite standby current; | All banks idle; tck = tck(Icc); CKE is HIGH; CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | TBD | 1,030 | 1,120 | 1,300 | mA | |
| Icc2N** | Precharge standby current; | All banks idle; tck = tck(Icc); CKE is HIGH; CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING | TBD | 1,120 | 1,210 | 1,390 | mA | |
| Icc3P** | Active power-down current; | All banks open; tck = tck(Icc), CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING | Fast PDN Exit MRS(12) = 0 | TBD | 1,030 | 1,165 | 1,300 | mA |
| | | | Slow PDN Exit MRS(12) = 1 | TBD | 895 | 985 | 1,075 | mA |
| Icc3N** | Active standby current; | All banks open; tck = tck(Icc); trc = trc(Icc); tRAS = tRAS MIN(Icc); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,210 | 1,390 | 1,570 | mA | |
| Icc4W* | Operating burst write current; | All banks open; Continuous burst writes; BL = 4; CL = CL(Icc); AL = 0; tck = tck(Icc); trc = trc(Icc); tRAS = tRAS MIN(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 1,840 | 2,155 | 2,470 | mA | |
| Icc4R* | Operating burst read current; | All banks open; Continuous burst reads; TOUT = 0mA; BL = 4; CL = CL(Icc); AL = 0; tck = tck(Icc); trc = trc(Icc); tRAS = tRAS MIN(Icc); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as Icc4W. | TBD | 1,840 | 2,200 | 2,560 | mA | |
| Icc5** | Burst auto refresh current; | tck = tck(Icc); Refresh command at every trc(Icc) interval; CKE is HIGH; CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING | TBD | 2,515 | 2,695 | 2,875 | mA | |
| Icc6** | Self refresh current; | CK and CK# at OV; CKE < 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING | Normal | TBD | 90 | 90 | 90 | mA |
| Icc7* | Operating bank interleave read current; | All bank interleaving reads; Iout = 0mA; BL = 4; CL = CL(Icc); AL = tRCD(Icc) - 1*tCK(Icc); tck = tck(Icc); trc = trc(Icc); tRRD = tRRD MIN(Icc) = 1*tCK(Icc); CKE is HIGH; CS# is HIGH between valid commands; Address bus inputs are STABLE during Deselects; Data bus inputs are SWITCHING | TBD | 2,875 | 3,235 | 3,415 | mA | |

Notes:

Icc specification is based on **MICRON** components. Other DRAM manufacturers specification may be different.

* Value calculated as one module rank in this operating condition, and all other module ranks in Icc2P (CKE LOW) mode.

** Value calculated reflects all module ranks in this operating condition.



AC TIMING PARAMETERS

 $0^\circ\text{C} \leq T_{\text{CASE}} < +85^\circ\text{C}$; $V_{\text{CCQ}} = +1.8\text{V} \pm 0.1\text{V}$, $V_{\text{CC}} = +1.8\text{V} \pm 0.1\text{V}$

| | AC CHARACTERISTICS | | SYMBOL | 806 | | 667 | | 534 | | 403 | | UNIT | Notes |
|-------------------|---|-------------------|---------------------|-----|-----|--|--------------------------|--|--------------------------|--|--------------------------|-----------------|--------------|
| | PARAMETER | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Clock | Clock cycle time | CL = 6 | t _{CK} (6) | TBD | TBD | | | | | | | ps | 16, 24 |
| | | CL = 5 | t _{CK} (5) | TBD | TBD | 3,000 | 8,000 | | | | | ps | 16, 24 |
| | | CL = 4 | t _{CK} (4) | TBD | TBD | 3,750 | 8,000 | 3,750 | 8,000 | 5,000 | 8,000 | ps | 16, 24 |
| | | CL = 3 | t _{CK} (3) | TBD | TBD | 5,000 | 8,000 | 5,000 | 8,000 | 5,000 | 8,000 | ps | 16, 24 |
| | CK high-level width | | t _{CH} | TBD | TBD | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} | 18 |
| | CK low-level width | | t _{CL} | TBD | TBD | 0.45 | 0.55 | 0.45 | 0.55 | 0.45 | 0.55 | t _{CK} | 18 |
| | Half clock period | | t _{HP} | TBD | TBD | MIN (t _{CH} , t _{CL}) | | MIN (t _{CH} , t _{CL}) | | MIN (t _{CH} , t _{CL}) | | ps | 19 |
| | DQ output access time from CK/CK# | | t _{AC} | TBD | TBD | -450 | +450 | -500 | +500 | -600 | +600 | ps | |
| Data | Data-out high-impedance window from CK/CK# | | t _{HZ} | TBD | TBD | | t _{AC} (MAX) | | t _{AC} MAX | | t _{AC} MAX | ps | 8, 9 |
| | Data-out low-impedance window from CK/CK# | | t _{LZ} | TBD | TBD | t _{AC} (MIN) | t _{AC} (MAX) | t _{AC} (MIN) | t _{AC} (MAX) | t _{AC} (MIN) | t _{AC} (MAX) | ps | 8, 10 |
| | DQ and DM input setup time relative to DQS | | t _{DSSA} | TBD | TBD | 100 | | 100 | | 100 | | ps | 7, 15, 21 |
| | DQ and DM input hold time relative to DQS | | t _{DHsA} | TBD | TBD | 175 | | 225 | | 275 | | ps | 7, 15, 21 |
| | DQ and DM input setup time relative to DQS | | t _{DSSB} | TBD | TBD | 100 | | 100 | | 150 | | t _{CK} | 7, 15, 21 |
| | DQ and DM input hold time relative to DQS | | t _{QHsB} | TBD | TBD | 175 | | 225 | | 275 | | ps | 7, 15, 21 |
| | DQ...DQS hold, DQS to first DQ to go nonvalid, per access relative to DQS | | t _{DIPW} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | ps | |
| | Data hold skew factor | | t _{QHS} | TBD | TBD | | 340 | | 400 | | 450 | | |
| | DQ-DQS hold, DQS to first DQ to go nonvalid, per access | | t _{QH} | TBD | TBD | t _{HP} - t _{QHS} | | t _{HP} - t _{QHS} | | t _{HP} - t _{QHS} | | | 15, 17 |
| Data Strobe | Data valid output window (DVW) | | t _{DVW} | TBD | TBD | t _{QH} - t _{DQSQ} | | t _{QH} - t _{DQSQ} | | t _{QH} - t _{DQSQ} | | | 15, 17 |
| | DQS input high pulse width | | t _{DQSH} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | DQS input low pulse width | | t _{DQSL} | TBD | TBD | 0.35 | | 0.35 | | 0.35 | | t _{CK} | |
| | DQS output access time from CK/CK# | | t _{DQSK} | TBD | TBD | -400 | +400 | -450 | +450 | -500 | +500 | ps | |
| | DQS falling edge to CK rising – setup time | | t _{DSS} | TBD | TBD | 0.2 | | 0.2 | | 0.2 | | t _{CK} | |
| | DQS falling edge from CK rising – hold time | | t _{DSH} | TBD | TBD | 0.2 | | 0.2 | | 0.2 | | t _{CK} | |
| | DQS-DQ skew, DQS to last DQ valid, per group, per access | | t _{DQSQ} | TBD | TBD | | 240 | | 300 | | 350 | ps | 15, 17 |
| DQS read preamble | | t _{RPRE} | TBD | TBD | 0.9 | 1.1 | 0.9 | 1.1 | 0.9 | 1.1 | t _{CK} | | 35 |

NOTE:

- AC specification is based on **MICRON** components. Other DRAM manufactures specification may be different.



AC TIMING PARAMETERS (Continued)

0°C ≤ T_{CASE} < +85°C; V_{CCQ} = +1.8V ± 0.1V, V_{CC} = +1.8V ± 0.1V

| | AC CHARACTERISTICS | | 806 | | 665 | | 534 | | 403 | | | |
|---------------------|--|--------------------|-----|-----|--|--------|--|--------|--|--------|------|------------|
| | PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | Notes |
| Data Strobe | DQS read preamble | t _{RPST} | TBD | TBD | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tck | 35 |
| | DQS write preamble setup time | t _{WPRES} | TBD | TBD | 0 | | 0 | | 0 | | ps | 12, 13, 36 |
| | DQS write preamble | t _{WPRE} | TBD | TBD | 0.35 | | 0.25 | | 0.25 | | tck | |
| | DQS write postamble | t _{WPST} | TBD | TBD | 0.4 | 0.6 | 0.4 | 0.6 | 0.4 | 0.6 | tck | 11 |
| | Write command to first DQS latching transition | t _{DQSS} | TBD | TBD | WL-0.25 | | WL-0.25 | | WL-0.25 | | tck | |
| Command and Address | Address and control input pulse width for each input | t _{IPW} | TBD | TBD | 0.6 | | 0.6 | | 0.6 | | tck | |
| | Address and control input setup time | t _{IsA} | TBD | TBD | 400 | | 500 | | 600 | | ps | 6, 21 |
| | Address and control input hold time | t _{IHa} | TBD | TBD | 400 | | 500 | | 600 | | ps | 6, 21 |
| | Address and control input setup time | t _{IsB} | TBD | TBD | 200 | | 250 | | 350 | | ps | 6, 21 |
| | Address and control input hold time | t _{IHb} | TBD | TBD | 275 | | 375 | | 475 | | ps | 6, 21 |
| | CAS# to CAS# command delay | t _{CCD} | TBD | TBD | 2 | | 2 | | 2 | | tck | |
| | Active to Active (same bank) command | t _{RC} | TBD | TBD | 55 | | 55 | | 55 | | ns | 33 |
| | Active bank a to Active b bank command | t _{RRD} | TBD | TBD | 7.5 | | 7.5 | | 7.5 | | ns | 27 |
| | Active to Read or Write delay | t _{RCD} | TBD | TBD | 15 | | 15 | | 15 | | ns | |
| | Four Bank Activate period | t _{FAW} | TBD | TBD | 37.5 | | 37.5 | | 37.5 | | ns | 30 |
| | Active to precharge command | t _{RA} S | TBD | TBD | 40 | 70,000 | 40 | 70,000 | 40 | 70,000 | ns | 20, 33 |
| | Internal Read to precharge command delay | t _{RTP} | TBD | TBD | 7.5 | | 7.5 | | 7.5 | | ns | 23, 27 |
| | Write recovery time | t _{WR} | TBD | TBD | 15 | | 15 | | 15 | | ns | 27 |
| | Auto precharge wirte recovery and precharge time | t _{DAL} | TBD | TBD | t _{WR} +t _{RTP} | | t _{WR} +t _{RTP} | | t _{WR} +t _{RTP} | | ns | 22 |
| | Interval Write to Read command delay | t _{WTR} | TBD | TBD | 10 | | 7.5 | | 10 | | ns | 27 |
| | Precharge command period | t _{RP} | TBD | TBD | 15 | | 15 | | 15 | | ns | 31 |
| | Precharge All command period | t _{RPA} | TBD | TBD | t _{RP} +t _{CCK} | | t _{RP} +t _{CCK} | | t _{RP} +t _{CCK} | | ns | 31 |
| | Load Mode command cycle time | t _{MRD} | TBD | TBD | 2 | | 2 | | 2 | | tck | |
| | CKE low to CK,CK# uncertainty | t _{DELAY} | TBD | TBD | t _{Is} +t _{CCK} +t _{IH} | | t _{Is} +t _{CCK} +t _{IH} | | t _{Is} +t _{CCK} +t _{IH} | | ns | 28 |

NOTE:

- AC specification is based on **MICRON** components. Other DRAM manufactures specification may be different.



AC TIMING PARAMETERS (Continued)

0°C ≤ T_{CASE} < +85°C; V_{CCQ} = +1.8V ± 0.1V, V_{CC} = +1.8V ± 0.1V


| | AC CHARACTERISTICS | | 806 | | 665 | | 534 | | 403 | | | |
|--------------|--|--------------------|-----|-----|------------------------------|--|------------------------------|--|------------------------------|--|------------------|-------|
| | PARAMETER | SYMBOL | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | UNIT | Notes |
| Self Refresh | Refresh to Active or Refresh to Refresh command interval | t _{RFC} | TBD | TBD | 127.5 | 70,000 | 127.5 | 70,000 | 127.5 | 70,000 | ns | 14 |
| | Average periodic refresh interval | t _{REFI} | TBD | TBD | 200 | 7.8 | | | 7.8 | | μs | 14 |
| | Exit self refresh to non-read command | t _{XSNR} | TBD | TBD | t _{RFC} (MIN)+10 | | t _{RFC} (MIN)+10 | | t _{RFC} (MIN)+10 | | ns | |
| | Exit self refresh to read command | t _{XSRD} | TBD | TBD | 200 | | 200 | | 200 | | t _{CCK} | |
| | Exit self refresh timing reference | t _{XSX} | TBD | TBD | t _S | | t _S | | t _S | | ps | 6, 29 |
| ODT | ODT turn-on delay | t _{AOND} | TBD | TBD | 2 | 2 | 2 | 2 | 2 | 2 | t _{CCK} | |
| | ODT turn-on | t _{AON} | TBD | TBD | t _{AC} (MIN) +700 | | t _{AC} (MIN) +1,000 | | t _{AC} (MIN) +1,000 | | ps | 25 |
| | ODT turn-off delay | t _{AOFD} | TBD | TBD | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | 2.5 | t _{CCK} | |
| | ODT turn-off | t _{AOF} | TBD | TBD | t _{AC} (MIN) +600 | | t _{AC} (MIN) +600 | | t _{AC} (MIN) +600 | | ps | 26 |
| | ODT turn-on (power-down mode) | t _{AONPD} | TBD | TBD | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | ps | |
| | ODT turn-off (power-down mode) | t _{AOFPD} | TBD | TBD | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | t _{AC} (MIN) +2,000 | 2x t _{CCK} + t _{AC} (MAX) +1,000 | t _{CCK} | |
| | ODT to power-down entry latency | t _{ANPD} | TBD | TBD | 3 | | 3 | | 3 | | t _{CCK} | |
| | ODT power-down exit latency | t _{AXPD} | TBD | TBD | 8 | | 8 | | 8 | | t _{CCK} | |
| Power-Down | Exit active power-down to READ command, MR[bit12=0] | t _{XARD} | TBD | TBD | 2 | | 2 | | 2 | | t _{CCK} | |
| | Exit active power-down to READ command, MR[bit12=1] | t _{XARDS} | TBD | TBD | 7-AL | | 6-AL | | 6-AL | | t _{CCK} | |
| | Exit precharge power-down to any non-READ command. | t _{XP} | TBD | TBD | 2 | | 2 | | 2 | | t _{CCK} | |
| | CKE minimum high/low time | t _{CKE} | TBD | TBD | 3 | | 3 | | 3 | | t _{CCK} | 34 |

NOTE:

- AC specification is based on **MICRON** components. Other DRAM manufactures specification may be different.



Notes

1. All voltages referenced to V_{SS}
2. Tests for AC timing, I_{CC}, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
3. Outputs measured with equivalent load:

4. AC timing and I_{CC} tests may use a V_{IL} to V_{IH} swing of up to 1.0V in the test environment parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1.0V/ns for signals in the range between V_{IL} (AC) and V_{IH} (AC). Slew rates less than 1.0V/ns require the timing parameters to be derated as specified.
5. The AC and DC input level specifications are as defined in the SSTL_18 standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
6. Command/Address minimum input slew rate is at 1.0V/ns. Command/Address input timing must be derated if the slew rate is not 1.0V/ns. This is easily accommodated using t_{ISB} and the Setup and Hold Time Derating Values table. t_{IS} timing (t_{ISB}) is referenced from V_{IH} (AC) for a rising signal and V_{IL} (AC) for a falling signal. t_{IH} timing (t_{IHB}) is referenced from V_{IH} (AC) for a rising signal and V_{IL} (DC) for a falling signal. The timing table also lists the t_{ISB} and t_{IHB} values for a 1.0V/ns slew rate; these are the "base" values.
7. Data minimum input slew rate is at 1.0V/ns. Data input timing must be derated if the slew rate is not 1.0V/ns. This is easily accommodated if the timing is referenced from the logic trip points. t_{DS} timing (t_{DSB}) is referenced from V_{IH} (AC) for a rising signal and V_{IL} (AC) for a falling signal. t_{DH} timing (t_{DHB}) is referenced from V_{IH} (DC) for a rising signal and V_{IL} (DC) for a falling signal. The timing table lists the t_{DSB} and t_{DHB} values for a 1.0V/ns slew rate. If the DQS/DQS# differential strobe feature is not enabled, timing is no longer referenced to the crosspoint of DQS/DQS#. Data timing is now referenced to V_{REF}, provided the DQS slew rate is not less than 1.0V/ns. If the DQS slew rate is less than 1.0V/ns, then data timing is now referenced to V_{IH} (AC) for a rising DQS and V_{IL} (DC) for a falling DQS.
8. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (when the device output is no longer driving (t_{HZ}) or begins driving (t_{LZ}).
9. This maximum value is derived from the referenced test load. t_{HZ} (MAX) will prevail over t_{DQSK} (MAX) + t_{RPST} (MAX) condition.
10. t_{LZ} (MIN) t_{LZ} will prevail over a t_{DQSK} (MIN) + t_{RPRE} (MAX) condition.
11. The intent of the Don't Care state after completion of the postamble is the DQS-driven signal should either be high, low or

High-Z and that any signal transition within the input switching region must follow valid input requirements. That is if DQS transitions high (above V_{IH} DC (MIN) then it must not transition low (below V_{IH} (DC) prior to t_{QSH} (MIN)).

12. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turn around.
13. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on t_{QSS}.
14. The refresh period is 64ms. This equates to an average refresh rate of 7.8125μs. However, a REFRESH command must be asserted at least once every 70.3μs or t_{RFc} (MAX). To ensure all rows of all banks are properly refreshed, 8192 REFRESH commands must be issued every 64ms.
15. Each half-byte lane has a corresponding DQS.
16. CK and CK# input slew rate must be $\geq 1\text{V/ns}$ ($\geq 2\text{V/ns}$ if measured differentially).
17. The data valid window is derived by achieving other specifications - t_{HP}, (t_{Ck}/2), t_{DQSQ}, and t_{QH} (t_{QH} = t_{HP} - t_{QHS}). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
18. MIN (t_{CL}, t_{CH}) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. This value can be greater than the minimum specification limits for t_{CL} and t_{CH}. For example, t_{CL} and t_{CH} are = 50 percent of the period, less the half period jitter [t_{JIT(HP)}] of the clock source, and less the half period jitter due to cross talk [t_{JIT(cross talk)}] into the clock traces.
19. t_{HP} (MIN) is the lesser of t_{CL} minimum and t_{CH} minimum actually applied to the device CK and CK# inputs.
20. READs and WRITEs with auto precharge are allowed to be issued before t_{TRAS} (MIN) is satisfied since t_{TRAS} lockout feature is supported in DDR2 SDRAM devices.
21. V_{IL}/V_{IH} DDR2 overshoot/undershoot. REFER to the 512Mb DDR2 SDRAM data sheet for more detail.
22. t_{DAL} = (nWR) + (t_{RP}/t_{Ck}): For each of the terms above, if not already an integer, round to the next highest integer. t_{Ck} refers to the application clock period; nWR refers to the t_{WR} parameter stored in the MR[11,10,9]. Example: For 534 at t_{Ck}= 3.75 ns with t_{WR} programmed to four clocks. t_{DAL} = 4 + (15 ns/3.75ns) clock = 4 + 4 clocks = 8 clocks.
23. The minimum READ to internal PRECHARGE time. This parameter is only applicable when t_{RP}/2*t_{Ck}) > 1. If t_{RP}/2*t_{Ck}) ≤ 1, then equation AL + BL/2 applies. Notwithstanding, t_{TRAS} (MIN) has to be satisfied as well. The DDR2 SDRAM device will automatically delay the internal PRECHARGE command until t_{TRAS} (MIN) has been satisfied.
24. Operating frequency is only allowed to change during self refresh mode, precharge power-down mode, and system reset condition.
25. ODT turn-on time t_{AON} (MIN) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn-on time t_{AON} (MAX) is when the ODT resistance is fully on. Both are measured from t_{AOND}.



26. ODT turn-off time t_{AOF} (MIN) is when the device starts to turn off ODT resistance. ODT turn off time t_{AOF} (MAX) is when the bus is in high impedance. Both are measured from t_{AOFD} .
27. This parameter has a two clock minimum requirement at any t_{CK} .
28. t_{DELAY} is calculated from $t_{IS} + t_{CK} + t_{IH}$ so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition.
29. t_{ISXR} is equal to t_{IS} and is used for CKE setup time during self refresh exit.
30. No more than 4 bank ACTIVE commands may be issued in a given t_{FAW} (MIN) period. t_{RRRD} (MIN) restriction still applies. The t_{FAW} (MIN) parameter applies to all 8 bank DDR2 devices, regardless of the number of banks already open or closed.
31. t_{RP} timing applies when the PRECHARGE(ALL) command is issued, regardless of the number of banks already open or closed. If a single-bank PRECHARGE command is issued, t_{RP} timing applies. t_{RP} (MIN) applies to all 8-bank DDR2 devices.
32. Value is minimum pulse width, not the number of clock registrations.
33. Applicable to Read cycles only. Write cycles generally require additional time due to Write recovery time (t_{WR}) during arto precharge.
34. t_{CKE} (MIN) of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of $t_{IS} + 2 \cdot t_{CK} + t_{IH}$.
35. This parameter is not referenced to a specific voltage level, but specified when the device output is no longer driving (t_{RPST}) or beginning to drive (t_{RPRE}).
36. When DQS is used single-ended, the minimum limit is reduced by 100ps.



ORDERING INFORMATION FOR AD7


| Part Number | Speed/Data Rate | CAS Latency | t _{RCD} | t _{RP} | Height* |
|-------------------------|-----------------|-------------|------------------|-----------------|-----------------|
| W3HG264M72EER806AD7xG** | 400MHz/800Mb/s | 6 | 6 | 6 | 18.29mm (0.72") |
| W3HG264M72EER665AD7xG** | 333MHz/667Mb/s | 5 | 5 | 5 | 18.29mm (0.72") |
| W3HG264M72EER534AD7xG | 266MHz/533Mb/s | 4 | 4 | 4 | 18.29mm (0.72") |
| W3HG264M72EER403AD7xG | 200MHz/400Mb/s | 3 | 3 | 3 | 18.29mm (0.72") |

**Contact factory for availability.


NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options.
(M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

PACKAGE DIMENSIONS FOR VLP AD7



* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

**PART NUMBERING GUIDE**

**Document Title**

1GB – 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM

Revision History

| Rev # | History | Release Date | Status |
|-------|---------|---------------|----------|
| Rev 0 | Created | December 2005 | Advanced |