

May 1990

PRODUCT PROFILE



MB85415-30/40

CMOS STATIC RAM MODULE

16384 Words x 36-Bit

The Fujitsu MB85415 is a fully decoded, CMOS static random access memory module (SRAM) with nine MB81C75 devices mounted on a 70-pin Epoxy module. Additionally, these modules incorporate a presence detect feature that permits system level memory density verification for those applications with multiple modules. Organized as nine 16K x 4 common I/O devices, the MB85415 is optimized for memory applications where low power, high performance, large memory storage, and high density are required.


- Organized as 16384 x 36-Bit Words
- Access Time/Cycle Time
-30: 30 ns Max.
-40: 40 ns Max.
- Low Power Dissipation
Active: 3960 mW (Max)
Standby: 495 mW
CMOS Level
990 mW
TTL Level
- Static Operation
- Single +5 V \pm 10% Power Supply
- Dual Control Pins (x4, x8)
- Presence Detect: PD0 = GND;
PD1 = Open
- Common Data Inputs and Outputs
- Input/Output Pins TTL Compatible
- 70-pin Epoxy Module (ZIP)
- Temperature Range: 0°C to 70°C

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Rating
Supply Voltage	V _{CC}	-0.5 to +7.0	V
Input Voltage	V _{IN}	-3.5 to +7.0	V
Output Voltage	V _{OUT}	-0.5 to +7.0	V
Short Circuit Output Current	I _{OUT}	\pm 50	mA
Power Dissipation	P _D	8.0	W
Temperature under Bias	T _{BIAS}	-10 to +85	°C
Storage Temperature	T _{STG}	-45 to +125	°C

NOTE: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational section of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PRELIMINARY



PLASTIC PACKAGE
MZP-70P-P01

PIN ASSIGNMENT

PD0 (GND)	2	1	GND
DQ0	4	3	PD1
DQ0	6	5	DQ1
DQ0	8	7	DQ1
DQ0	10	9	DQ1
VCC	12	11	DQ1
A1	14	13	A0
A3	16	15	A2
A5	18	17	A4
DQ2	20	19	VSS
DQ2	22	21	DQ3
DQ2	24	23	DQ3
DQ2	26	25	DQ3
DQ4	28	27	DQ3
GND	30	29	DQ4
W1	32	31	W2
NC	34	33	NC
		35	CS1
CS2	36		
NC	38	37	NC
NC	40	39	OE
DQ4	42	41	GND
DQ6	44	43	DQ4
DQ6	46	45	DQ5
DQ6	48	47	DQ5
DQ6	50	49	DQ5
GND	52	51	DQ5
A7	54	53	A6
A9	56	55	A8
A11	58	57	A10
A12	60	59	VCC
DQ8	62	61	A13
DQ8	64	63	DQ7
DQ8	66	65	DQ7
DQ8	68	67	DQ7
GND	70	69	DQ7

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

DataSheet

2

MB85415-30/-40**CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)**

PARAMETER	SYMBOL	VALUE		UNIT
		Typ	Max	
Input Capacitance, Address and $\overline{\text{OE}}$	C_{IN1}		105	pF
Input Capacitance, $\overline{\text{CS}}_1$ and $\overline{\text{WE}}_1$	C_{IN2}		85	pF
Input Capacitance, $\overline{\text{CS}}_2$ and $\overline{\text{WE}}_2$	C_{IN3}		12	pF
Output Capacitance, DQ_{0-35}	$C_{\text{I/O}}$		12	pF

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)*

PARAMETER	SYMBOL	VALUE			UNIT
		Min	Typ	Max	
Input Leakage Current ($V_{\text{IN}} = 0\text{V to } V_{\text{CC}}$)	I_{LI}	-90		90	μA
Output Leakage Current ($\overline{\text{CS}} = V_{\text{IH}}$, $V_{\text{OUT}} = 0\text{V to } V_{\text{CC}}$)	I_{LO}	-10		10	μA
Standby Power Supply Current	CMOS level			90	mA
	TTL level			180	mA
Active Power Supply Current ($\overline{\text{CS}} = V_{\text{IL}}$, $I_{\text{OUT}} = 0\text{ mA}$)	I_{CC1}			540	mA
Operating Supply Current (Cycle = Min., $I_{\text{OUT}} = 0\text{ mA}$)	I_{CC2}			720	mA
Input High Level	V_{IH}	2.2		6.0	V
Input Low Level ¹	V_{IL}	-0.5		0.8	V
Output High Level ($I_{\text{OH}} = -4\text{ mA}$)	V_{OH}	2.4			V
Output Low Level ($I_{\text{OL}} = 16\text{ mA}$)	V_{OL}			0.4	V

Note: ¹-2.0V level with a maximum pulse width of 20 ns.**2**

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted)*

READ CYCLE

PARAMETER	SYM	MB85415-30		MB85415-40		UNIT	NOTE
		Min	Max	Min	Max		
Read Cycle Time	t _{RC}	30		40		ns	1
Address Access Time	t _{AA}		30		40	ns	
CS Access Time	t _{ACS}		30		40	ns	2
OE Access Time	t _{OE}		15		20	ns	2
Output Hold from Address Change	t _{OH}	5		5		ns	
Output Hold from Output Disable	t _{OHC}	3		3		ns	
CS to Output Low-Z	t _{CLZ}	5		5		ns	3,4
OE to Output Low-Z	t _{OLZ}	0		0		ns	3,4
CS to Output High-Z	t _{CHZ}		10		15	ns	3,4
OE to Output High-Z	t _{OHZ}		10		15	ns	3,4
Power Up from CS	t _{PU}	0		0		ns	
Power Down from CS	t _{PD}				30	ns	

DataSheet

2


WRITE CYCLE

PARAMETER	SYM	MB85415-30		MB85415-40		UNIT	NOTE
		Min	Max	Min	Max		
Write Cycle Time	t _{WC}	30		40		ns	2
Address Valid to End of Write	t _{AW}	25		35		ns	
CS to End of Write	t _{CW}	25		35		ns	
Data Hold Time	t _{DH}	2		2		ns	
Write Pulse Width	t _{WP}	20		30		ns	
Data Valid to End of Write	t _{DW}	15		20		ns	
Address Setup Time	t _{AS}	0		0		ns	
Write Recovery Time	t _{WR}	2		2		ns	
Output High-Z from WE	t _{WHZ}		10		15	ns	3,4
Output Low-Z from WE	t _{LWZ}	0	20	0	20	ns	3,4

Notes: *Refer to MB81C75 data sheet electricals for an explanation of the notes.

MB85415-30/-40

FUNCTIONAL BLOCK DIAGRAM




et4U.com

2

PACKAGE DIMENSIONS

70-LEAD EPOXY MODULE (Case No.: MZP-70P-P01)



NOTE: Dimensions in inches and (millimeters)