

YTM401

MD96DX (9600 bps FAX MODEM LSI with HDLC)

■ OUTLINE

MD96DX is a one-chip MODEM LSI of 9600 bps, which is upper compatible with our FAX MODEM-LSI MD96FX (YM7109) in pin assignment and software. It is also provided with HDLC function, power saving functions, simple UART and external clock synchronization function.

MD96DX can execute HDLC function on hardware for any half-duplex communications mode, realizing high speed data transmission without transmission errors. This is the most suitable modem for G3 facsimile machines using ECM (error correction mode).

MD96DX has hardware power saving mode with an external terminals and software power saving mode with register control. Thus, in addition to low power consumption during operation (300 mW at max.), considerable power saving is enabled when MD96DX is not in use. This makes the product suitable for use in portable machines.


MD96DX is packaged as 40-pin DIP, 64-pin QFP and 68-pin PLCC, and operated by +5V single power supply to provide you a great advantage in board design.

■ FEATURES

- Upper compatible with YM7109 (our FAX MODEM) in software and terminal assignment
- CCITT V.29 (9600/7200 bps) – Half-duplex, synchronous
V.27ter (4800/2400 bps) – Half-duplex, synchronous
V.21ch2 (300 bps) – Half-duplex, synchronous
V.23 backward ch (75 bps) – Transmission only
V.21 (300 bps) – Full-duplex
- BELL 103 (300 bps) – Full-duplex
- Full-duplex communication of V. 27ter reception and V. 23 (75 bps) transmission is available in CAPTAIN mode.
- ◎ Incorporated HDLC framing function enables use of ECM mode on G3 facsimile
- Compatible with public switched telephone network (two-wire)
- Dual-tone generation (programmable)
- Tone detection (programmable)
- DTMF detection (programmable)
- V.21 ch2 flag pattern detection
- Transmission level: 0 to – 15 dBm (programmable)


- Reception dynamic range: 0 to -43 dBm (programmable)
 - Automatic equalization and subscriber cable equalization
 - Built-in bandpass filter for transmission and reception, A/D converter, D/A converter, and automatic gain control (AGC).
 - Parallel and serial (CCITT V.24) interfaces
 - ⊙ Terminals for serial interface can be used as general purpose input/output terminal when serial interface is not in use.
 - ⊙ External clock synchronization function
 - 40-pin DIP, 64-pin QFP, or 68-pin PLCC package
 - Low power consumption due to CMOS
 - +5V single power supply
 - ⊙ Power saving mode with external terminal and interface register (When power saving applied: 5 μA)
- New features of MD96DX is marked with ⊙

■ SYSTEM BLOCK DIAGRAM



Note) (1) becomes OP1 and OP2 in parallel mode and /CTS, RXD in serial mode.
 (2) becomes IP in parallel mode and TXD in serial mode.
 ⊙ Shows the pin added to or changed for MD96DX from MD96FX.

INTERNAL BLOCK DIAGRAM



⊙ Shows the function added to or changed for MD96DX from MD96FX

■ OPERATING MODES AND COMMUNICATION PROTOCOLS

The MD96DX has the eight operating modes listed below:


- 1 9600 bps half-duplex reception/transmission: CCITT V.29
- 2 7200 bps half-duplex reception/transmission: CCITT V.29
- 3 4800 bps half-duplex reception/transmission: CCITT V.27ter
- 4 2400 bps half-duplex reception/transmission: CCITT V.27ter
- 5 300 bps half-duplex reception/transmission: CCITT V.21 ch2
- 6 300 bps full-duplex reception/transmission: CCITT V.21 or BELL 103
- 7 CAPTAIN full-duplex reception/transmission: CCITT V.27ter (4800 bps) and V.23 Backward CH (75 bps)
- 8 TONE transmission and detection

The protocols used in Modes (1) through (7) conform either to the CCITT Recommendation or the BELL Standard. The specifications of these communication protocols are outlined below.

Protocol		Transfer Rate (bps)	Modulation Rate (Baud)	Carrier Frequency (Hz)		Modulation System	Communication Method
CCITT V.29		9600	2400	Space	1700	16-QAM	Two-wire half-duplex synchronous
		7200	2400	Mark	1700	8-QAM	
CCITT V.27ter		4800	1600		1800	8-PSK	
		2400	1200		1800	4-PSK	
CCITT V.21	CH 1	300	300	Space	1180	FSK	Two-wire full duplex or Two-wire half duplex synchronous using CH 2
	CH 2	300	300	Mark	980		
				Space	1850	FSK	
				Mark	1650		
CCITT V.23 Backward CH		75	75	Space	450	FSK	Transmission only (Two-wire full duplex communication is possible in combination with V.27ter reception)
				Mark	390		
BELL 103	CH1	300	300	Space	1070	FSK	Two-wire full duplex
	CH 2	300	300	Mark	1270		
				Space	2025	FSK	
				Mark	2225		

■ TERMINAL DESCRIPTION

1. Pin Assignment



PIN NAME	40 DIP	64 QFP	68PLCC
VDD	1	59	1
/RESET	2	60	3
/TEST	3	61	4
D0	4	62	5
D1	5	63	6
D2	6	1	8
D3	7	3	10
D4	8	4	11
D5	9	6	13
D6	10	9	16
D7	11	11	20
RS0	12	14	23
RS1	13	16	25
RS2	14	17	26
RS3	15	19	27
AVDD	16	20	28
MNT	17	21	29
TXO	18	22	30
RXI	19	23	31
RXF	20	25	34
MP	21	27	36
VSS	22	28	37
PSV	23	29	38
XTAL1	24	31	40
XTAL2	25	32	41
EYEPAT	26	33	43
EYECLK	27	34	44
ST	28	36	45
RT	29	38	47
/RTS	30	41	51
/CTS	31	43	53
TXD	32	46	57
RXD	33	48	59
/CD	34	49	60
/CABLE1	35	51	61
/CABLE2	36	53	63
/RD	37	54	65
/WR	38	55	66
/CS	39	56	67
/IRQ	40	57	68

NOTE:

NC Pin of 68 PLCC

2, 7, 9, 12, 14, 15, 17, 18, 19, 21, 22, 24, 32, 33,
35, 39, 42, 46, 48, 49, 50, 52, 54, 55, 56, 58, 62, 64

NC Pin of 64 QFP

2, 5, 7, 8, 10, 12, 13, 15, 18, 24, 26, 30, 35, 37,
39, 40, 42, 44, 45, 47, 50, 52, 58, 64

2. Terminal Functions

PIN NAME	TYPE	FUNCTION
VDD PSV	PWR DI	Digital +5V power supply Power save control input
XTAL1 XTAL2	XI XO	Quartz oscillator input or external clock input (9.8304 MHz) Quartz oscillator output
/RESET /TEST	DI DIP	System Reset input (Reset when LOW) TEST mode input (normally HIGH or OPEN)
EYEPAT EYECLK	DO DO	Eye-pattern serial output Eye-pattern clock output (4.9152 MHz)
ST RT /RTS /CTS TXD RXD /CD	DIO DO DIP DO DIP DO DO	Transmitter element timing output (external clock input) Transmitter/receiver element timing output Request-to-Send input (with built-in pull-up) Clear-to-Send output/General-purpose output terminal Transmit-Data input/General-purpose input terminal (with built-in pull-up) Receive-Data output/General-purpose output terminal Receive carrier detect output
D0~D7	DIO	Data bus (8 bits)
RS0~RS3	DI	Register selection input (4 bits)
/RD /WR /CS /IRQ	DI DI DI DOD	Read strobe input Write strobe input Chip select input Interrupt-Request output (open drain output)
/CABLE1 /CABLE2	DIP DIP	Subscriber cable equalizer selection input (with built-in pull-up)
AVDD VSS	PWR GND	Analog +5V power supply Analog ground
TXO RXI RXF MP MNT	AO AI AO AO AO	Transmit signal analog output Receive signal analog input Capacitor terminal for AD conversion Reference voltage terminal for AD conversion Analog output for the monitor

NOTE: The "/" prefix indicates an active-LOW signal.

General-purpose input and output terminal can be used only in parallel mode.

DI: Digital input
 DIP: Built-in pull up digital input
 DO: Digital output
 DO: Open drain output
 DIO: Digital I/O
 AI: Analog input
 AO: Analog output

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings (VSS shall be 0V)

ITEM	SYMBOL	RATING		UNIT
		Min.	Max.	
Supply voltage	VDD	-0.5	7.0	V
Input voltage	Vi	-0.5	VDD + 0.5	V
Output voltage	Vo	-0.5	VDD + 0.5	V
Storage temperature	TSTG	-50	+125	°C

2. Recommended Operating Conditions (VSS shall be 0V)

ITEM	SYMBOL	RATING			UNIT
		Min.	Typ.	Max.	
Supply voltage	VDD	4.75	5.0	5.25	V
Ambient operating temperature	Top	0	25	70	°C
Clock frequency	fCLK	9.82942	9.83040	9.83138	MHz

3. DC Characteristics (recommended operating condition applied unless otherwise specified)


Parameter	Symbol	Applicable pin type and measurement condition	Rating			Unit
			min.	typ.	max.	
High-level input voltage	V _{DIH}	DI, DIP, DIO	2.0	—	—	V
Low-level input voltage	V _{DIL}		—	—	0.8	V
Input leak current	I _{LDIH}	DI	-10	—	+10	μA
High-level output voltage	V _{DOH}	DO, DIO @2.0mA	V _{DD-1.0}	—	—	V
Low-level output voltage	V _{DOL}		—	—	0.4	V
High-level clock input voltage	V _{CLKH}	XI In case of external clock input without crystal oscillation	V _{DD-1.0}	—	—	V
Low-level clock input voltage	V _{CLKL}		—	—	1.0	V
Clock input leak current	I _{LCLK}		-100	—	+100	μA
Analog input voltage range	V _{AI}	AI	0.0	—	V _{DD}	V
Analog input leak current	I _{LAI}		-1	—	+1	mA
Open-drain output current	I _{DOD}	DOD @0.4V	4.0	—	—	mA
Input/output capacitance	C _{IO}	At DIO,	—	—	12.0	pF
Output leak current	I _{LOUT}	DOD, or HI-Z	-10	—	+10	μA
Pull-up current	I _{PU}	DIP	10	—	100	μA
Analog output voltage range	V _{AO}	AO	0.0	—	V _{DD}	V
Power current	I _{DD}	PWR, GND	—	40	60	mA
Source current in hardware power save mode	I _{HPSV}	PWR, GND	—	5	50	μA
Source current in software power save mode	I _{SPSV}	PWR, GND	—	200	500	μA

Note) The current of the power I_{HPSV} was measured with the input/output terminals open in hard power save mode.

4. A.C. Characteristics (The recommended operating conditions unless otherwise indicated)

ITEM	SYMBOL	CONDITIONS	RATING			UNIT
			Min.	Typ.	Max.	
Reset input pulse width	TW(RESET)		1.0	—	—	msec
/CS setup time	TS(CS)	For /RD, /WR	0	—	—	nsec
/CS hold time	TH(CS)	Same as above	10	—	—	nsec
/RS setup time	TS(RS)	Same as above	0	—	—	nsec
/RS hold time	TH(RS)	Same as above	10	—	—	nsec
Write data setup time	TS(WD)		30	—	—	nsec
Write data hold time	TH(WD)		10	—	—	nsec
Write pulse width	TW(WR)		75	—	—	nsec
Read data access time	TA(RD)	CL = 100PF	—	—	140	nsec
Read data hold time	TH(RD)		10	—	50	nsec
Read cycle time	TCYC(RD)		1	—	—	μsec
Write cycle time	TCYC(WR)		1	—	—	μsec

AC Characteristics Timing Chart



The specifications of this product are subject to improvement changes without prior notice.

_____ AGENCY _____

— YAMAHA CORPORATION —

— YAMAHA CORPORATION —

Address inquiries to:

Semi-conductor Sales Department

- **Head Office** 203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-01
Electronic Equipment business section
Tel. 0539-62-4918 Fax. 0539-62-5054
- **Tokyo Office** 2-17-11, Takanawa, Minato-ku,
Tokyo, 108
Tel. 03-5488-5431 Fax. 03-5488-5088
- **Osaka Office** 3-12-9, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542
Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615
- **U.S.A. Office** YAMAHA Systems Technology,
100 Century Center Court, San Jose, CA95112
Tel. 408-467-2300 Fax. 408-437-8791

IMPORTANT NOTICE

1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.

2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.

3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.

4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.

5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.