

N-Channel Logic Level Enhancement Mode MOSFET


MTN7478Q8

BVDSS	60V
ID	7A
RDSON@VGS=10V, ID=7A	14mΩ (typ.)
RDSON@VGS=4.5V, ID=5A	16mΩ (typ.)


Features

- Single Drive Requirement
- Low On-resistance
- Fast Switching Characteristic
- Dynamic dv/dt rating
- Repetitive Avalanche Rated
- Pb-free Lead Plating and Halogen-free Package

Symbol




Outline



Ordering Information

Device	Package	Shipping
MTN7478Q8-0-T3-G	SOP-8 (Pb-free lead plating and halogen-free package)	2500 pcs / Tape & Reel





Absolute Maximum Ratings (Tc=25°C, unless otherwise noted)

Parameter	Symbol	Limits	Unit	
Drain-Source Voltage	V _{DS}	60	V	
Gate-Source Voltage	V _{GS}	±20		
Continuous Drain Current @ T _A =25°C	I _D	7	A	
Continuous Drain Current @ T _A =100°C		4.4		
Pulsed Drain Current	I _{DM}	30 *1		
Avalanche Current	I _{AS}	7	mJ	
Avalanche Energy @ L=1mH, I _D =4.2A, R _G =25Ω	E _{AS}	15		
Repetitive Avalanche Energy @ L=0.05mH	E _{AR}	0.3 *2		
Total Power Dissipation	P _D	T _A =25°C	2.5 *3	W
		T _A =100°C	1	
Operating Junction and Storage Temperature Range	T _j , T _{stg}	-55~+150	°C	

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	R _{th,j-c}	25	°C/W
Thermal Resistance, Junction-to-ambient, max	R _{th,j-a}	50 *3	°C/W

- Note : 1. Pulse width limited by maximum junction temperature
 2. Duty cycle ≤ 1%
 3. Surface mounted on 1 in² copper pad of FR-4 board, 125°C/W when mounted on minimum copper pad


Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	60	-	-	V	V _{GS} =0V, I _D =250μA
V _{GS(th)}	1.0	1.6	2.5	V	V _{DS} = V _{GS} , I _D =250μA
G _{FS} *1	-	20	-	S	V _{DS} =5V, I _D =7A
I _{GSS}	-	-	±100	nA	V _{GS} =±20V
I _{DSS}	-	-	1	μA	V _{DS} =48V, V _{GS} =0V
	-	-	25		V _{DS} =48V, V _{GS} =0V, T _J =125°C
R _{DS(ON)} *1	-	14	20	mΩ	V _{GS} =10V, I _D =7A
	-	16	25	mΩ	V _{GS} =4.5V, I _D =5A
Dynamic					
C _{iss}	-	2815	-	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	104	-		
C _{rss}	-	85	-		

Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Qg *1, 2	-	29	-	nC	V _{DS} =48V, V _{GS} =4.5V, I _D =7A
Qgs *1, 2	-	8.9	-		
Qgd *1, 2	-	9.3	-		
t _{d(ON)} *1, 2	-	17	-	ns	V _{DS} =30V, I _D =7A, V _{GS} =10V, R _{GS} =6.2Ω
t _r *1, 2	-	7	-		
t _{d(OFF)} *1, 2	-	72	-		
t _f *1, 2	-	12	-		
Source-Drain Diode					
I _S *1	-	-	2.3	A	
I _{SM} *3	-	-	9.2		
V _{SD} *1	-	0.78	1.2	V	I _S =7A, V _{GS} =0V
t _{rr} *1	-	60	-	ns	I _F =7A, dI _F /dt=100A/μs
Q _{rr} *1	-	115	-	nC	


Note : *1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.

Recommended Soldering Footprint





Typical Characteristics


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Junction Temperature




Typical Characteristics(Cont.)


Typical Transfer Characteristics




Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(Tp)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.


Note : All temperatures refer to topside of the package, measured on the package body surface.

SOP-8 Dimension



The diagram shows three views of an 8-lead SOP-8 package: a top view with dimensions D, E, and E1; a side view with dimensions C, L, and θ ; and a bottom view with dimensions A, A1, A2, b, and e.

Marking:



Device Name → 7478

Data Code :
 First Code : Last digit of Christian Year
 Second Code : Month Code : Jan→A, Feb→B,
 Mar→C, Apr→D, May→E, Jun→F, Jul→G,
 Aug→H, Sep→J, Oct→K, Nov→L, Dec→M
 Last Two Codes : Production Serial Code, 01~99

8-Lead SOP-8 Plastic Package
 CYStek Package Code: Q8

DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	1.350	1.750	0.053	0.069	E	3.800	4.000	0.150	0.157
A1	0.100	0.250	0.004	0.010	E1	5.800	6.200	0.228	0.244
A2	1.350	1.550	0.053	0.061	e	1.270	(BSC)	0.050	(BSC)
b	0.330	0.510	0.013	0.020	L	0.400	1.270	0.016	0.050
c	0.170	0.250	0.006	0.010	θ	0	8°	0	8°
D	4.700	5.100	0.185	0.200					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.