

HIGH PERFORMANCE OFF-LINE TV LED DRIVER

The Future of Analog IC Technology

DESCRIPTION

The MP465 2 is a h igh-performance, off-line LED d river designed to power LEDs f or h igh-power isolat ed applications, su ch as LCD TV backlighting. It is available in a 16 -pin SOIC package.

The MP 4652 can op erate at a fixed operating frequency or a variab lef requency controlled externally. It outputs two 180-degree phase-shifted driver signals for various external power stages, like LLC, half bridge and flyback. Its enhanced 9V gate driver can sufficiently drive the external MOSFETs and dire ctly drives the external gate drive transformer.

The MP4652 implements fast and continuous PWM dimming for LE Ds. It outputs a drive r signal to directly dim the LED current through a dimming MOSFET and achieves fast PWM dimming. It provides continuous gate driver signals to the power stage to the whole PWM dimming cycle that eliminates the audible noise: the MP4652 can achieve 1000:1 PWM dimming ratio without any audible noise issue. The PWM dimming is controlled by either a DC input voltage or a direct PW M signal. The DC input PWM dimming frequency can be synchronized by an external signal.

The b uilt-in f ault man agement features inclu de open LED protection, shor t LED protection, protection a gainst shorts along any point of the LED string to ground, and over temperature protection. The protection interface is flexible and is easy to use. At fault protection, system can be set up with auto-recovery or latch up.

FEATURES

- LLC, Half Bridge or Flyback Controller
- Fast and Continuous PWM Dimming with Audible Noise Elimination
- 1000:1 PWM Dimming Ratio
- Input Voltage Range from 9V to 30V
- 9V Enhanced Gate Driver
- Fixed or Externally Programmable Operating Frequency
- DC or PWM Input Dimming Control
- DC Input PWM Dimming Frequency Synchronization
- Smart Fault Protection Interface
- Open and Short LED String Protection
- Protection Against Shorts Along the LED String to Ground
- Built-In Fault Management
- System Auto Recovery or Latch Up at Fault
 Protection
- Available in SOIC 16 Package
- Pin-to-Pin with MP4651

APPLICATIONS

- Flat-Panel Video Displays
- Street Lighting

For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

The MP4652 is covered by US Patents 6,683,422, 6,316,881, and 6,114,814. Other Patents Pending.



SIMPLIFIED TYPICAL APPLICATION



MP4652 LLC Application: Recommended for PWM dimming frequencies from 100Hz to 2kHz *Note: The 5V could be an accurate reference voltage generated from a TL431.



Half Bridge Application: Recommended for PWM Dimming Frequencies Greater Than 2kHz



ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
MP4652ES	SOIC16	MP4652ES	-20°C to +85°C

* For Tape & Reel, add suffix –Z (e.g. MP4652ES–Z) For RoHS compliant packaging, add suffix –LF (e.g. MP4652ES–LF–Z)



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

35V
0.3V to +10.7V
5.8V to +5.8V
0.3V to +6.5V
(T _A = 25°C) ⁽²⁾
1.56W
150°C
260°C
20kHz to 150kHz
-55°C to +150°C

Recommended Operating Conditions ⁽³⁾

Input Voltage V _{IN}	9V to 30V
Maximum Junction Temp. (1	T _J)125°C

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature TJ(MAX), the junction-to-ambient thermal resistance 0JA, and the ambient temperature TA. The maximum allowable continuous power dissipation at any ambient temperature is calculated by PD(MAX) = (TJ(MAX)-TA)/ 0JA. Exceeding the maximum allowable power dissipation w ill cause ex cessive die tempe rature, and t he regulator will g o into thermal shutdown. Internal thermal shutdown circuitr y pr otects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Gate Driver GL, GR						
Gate Pull-Down Resistance	R _{GD}			2		Ω
Gate Pull-Up Resistance	R _{GU}			4		Ω
Output Source Current	I _{SOURCE}			1		А
Output Sink Current	I _{SINK}			2		А
Maximum Duty Cycle	D _{MAX}			46%		
En						
EN Turn On Threshold	V _{EN-ON}	2				V
EN Turn Off Threshold	$V_{\text{EN-OFF}}$				1	V
Internal Pull-Down Resistor	R _{EN-IN}			60		kΩ
Brightness Dimming Control R	ange (PWMIN)					
PWM Full Scale	V _{PWM}	DC input PWM dimming	1.1	1.2	1.3	V
PWM Logic Input Threshold	V _{TH-PWM}	PWM dimming	1.6	1.9	2.2	V
PWM Logic Input Hysteresis	V _{TH-PWM-Hyst}	PWM dimming		0.1		V
Burst Frequency Set (BFS)						
Source Current	I _{SRC(BFS)}	V _{BFS} = 2V	120	140	170	μA
Lower Threshold	V _{V(BFS)}		2.2	2.4	2.6	V
Upper Threshold	V _{P(BFS)}		3.3	3.55	3.8	V
Supply Current						
Supply Current (Enabled)	I _{IN-EN}	No driver output		1.5	2.5	mA
Supply Current (Disabled)	I _{IN-OFF}	V _{IN} = 30V			1	μA
Operating Frequency	f _o	25kΩ FSET to GND	46.5	50	53.5	kHz
Frequency Set Voltage	V _{FSET}		1.14	1.2	1.25	V
Output PWM Dimming Signal F	or LED (PWMC	DUT)				
Logic High Voltage	V _{H-PWMOUT}	Normal Operation	5	6	6.5	V
Logic Low Voltage	V _{L-PWMOUT}	At Fault Condition, 25kΩ FSET to GND	0.1		0.6	V
Output PWM Source Current	ISOURCE_PWMOUT	100pF on PWMOUT pin		3		mA
Output PWM Sink Current I _{SINK_PV}		100pF on PWMOUT pin		20		mA
Led Current Feedback (FB)						
Magnitude	V _{FB}		0.57	0.6	0.63	V
Input Resistance	$R_{FB_{IN}}$			30		kΩ
Over Voltage Protection (OVP)						
Over Voltage Protection Threshold	V _{TH(OVP)}		2.22	2.38	2.55	V



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter Sy	mbol	Condition	Min	Тур	Max	Units
Fault Timer (FT)			-	-		• •
Threshold V	th(FT)		2.2	2.4	2.6	V
Source Current	I _{SOURCE(FT)}			8		μA
Comp						
Clamp Voltage	V _{COMP}			0.60		V
Reference Current	I _{COMP+}	FB = 0V		20		μA
Pull Down Current At Fault Condition	I _{COMP-FAULT}	Fault Mode is triggered		30		μA
Burst Frequency Synchroniza	tion (SYNC)					
High Logic Level	V _{SYNC-H}		1.4			V
Low Logic Level	V _{SYNC-L}				0.7	V
Pulse Width	t _{sync}		6		20	μs
Synchronizing Frequency	f _{SYNC}	DC input PWM dimming, Compared to the frequency f_{BFS} set by BFS pin R and C	110% 120%		f _{BFS}	
Fault Detection Threshold (SS	D, FB)					
SSD Threshold	V _{SSD}		2.22	2.36	2.55	V
SSD Detection Delay Time	T _{D_SSD}			7		μs
FB Threshold	V _{FB}		1.1	1.2	1.3	V
FB Detection Delay Time	T _{D_FB}			7		μs
VCC						
Voltage V	_{VCC} No	load	8.7	9.7	10.5	V
Current I	VCC			20		mA



PIN FUNCTIONS

Pin #	Name	Description			
1 0\	/P	Over Voltage Protection. The output voltage is sensed by this pin through a voltage divider. If the voltage at OVP exceeds 2.38V for 7μ s, the Fault Mode is triggered.			
2 S \	NC	Synchronization. For burst dimming frequency. Application of a narrow-pulse synchronizing signal on this pin will synchronize the burst frequency on BFS pin. The frequency of the synchronizing signal should be higher than the frequency set by BFS pin.			
3 55	D	Short String Detection. A comparator is integrated in this pin for short string protection. If the voltage on this pin falls below 2.36V for 7μ s, the Fault Mode is triggered.			
		LED Current Feedba ck I nput. The averag e voltage at this pin is regulated to 0.6V by a n internal error amplifier.			
		The voltage on this pin is also u sed for short string detection. When the volta ge on this pin goes higher than 1.2V for 7μ s, the IC recognizes this as short string condition and triggers the Fault Mode.			
4 FE	3	For fixed-operating-frequency PWM-controlled applications—such as half-b ridge, flyback or other topologies—shunt a current-sen sing resistor from the catho de of the LED to groun d and u se a sample-hold circuit to feed the LED cu rrent to FB pin. The sa mple-hold circuit should hold the sensed current value on FB pin at PWM off interval.			
		For frequency controlled applications, like the LLC topology, the LED current is regulated through an external amplifier, pull FB to ground and let IC operate with maximum duty cycle.			
5 C(MP	Feedback Compensation Node. For fixed-operating–frequency PWM-controlled applications, connect a compensation capacitor or an R-C network from this pin to GND.			
		For frequency controlled applications, like the LLC topology, connect a 1nF cap on this pin.			
6 F1		Fault Timer. Connect a timing capacitor from this pin to GND to s et the fault timer to recover the syste m. When the vo Itage on thi s pin go es higher than the 2.38V thre shold, the IC recovers.			
		If the system requires a latch up for Fault Mode, connect a resistor smaller than $250k\Omega$ to this pin.			
7	PWMOUT	PWM Dimming Control Output. This pin outputs the PWM dimming driver signal to the LED dimming MOSFET for fast PWM dimming. In Fault Mode PWMOUT is pulled low.			
	SET	Frequency Set. The source current through the is pin determines the operating frequency of the MP4652.			
8 FS		For fixed-operating–frequency PWM-controlled applications, connect a resistor from this pin to GND to set the op erating frequency. For typical applications, a 25 k Ω resistor sets the operating frequency at 50kHz.			
		For frequency controlled applications (like LLC), apply the control voltage (the output of the regulation lo op) to this p in throug h a resi stor. This control volt age programs the so urce current through the FSET pin and thus controls the operating frequency.			
9 BF	s	Burst Frequenc y Set. For DC input PWM dimmin g. Connect a resi stor in p arallel with a capacitor from BFS to GND. The resistor and capacitor programs the burst frequency.			
		For direct PWM input PWM dimming, pull up BFS to VCC with a $20k\Omega$ resistor and apply the PWM signal to the PWMIN pin.			
10 P		PWM Dimming Control Input. For DC i nput PWM di mming, the voltage ra nge from 0 V to 1.2V at PWMIN linearly sets the PWM dimming duty cycle from 0 to 100%.			
		For direct PWM input PWM dimming, directly apply the PWM signal on this pin. The MP4652 has positive dimming polarity.			



PIN FUNCTIONS (Continued)

Pin #	Name	Description
11	EN	Enable Input. Pull EN high to turn on the chip, and pull EN low to turn it off.
12	VIN	Supply voltage input.
13	VCC	Linear Regulator Output and Bias Supply of the Gate Driver. It provide s the supply for the gate driver and also the external control circuit, the typical value is 9.7V. Bypass VCC with a 1μ F or larger ceramic capacitor.
14	GL	Driver signal output, 180 degree phase shifted from GR
15 G	ND	Ground.
16	GR	Driver signal output, 180 degree phase shifted of GL



BLOCK DIAGRAM



Figure 1—MP4652 Block Diagram



OPERATION

Steady State and Enable Control

The MP4652 is a h igh-performance, off-line L ED driver specifically designed for high-power isolated ap plications such as LED backlighting for TVs. Powered by a 9V to 30V input supply, the MP465 2 outputs two 180-degree phase shifted gate driver signals for external power stages. It s enhanced 9V gate driver provide s adequate driver capability to the external MOSFETs and directly drives the external MOSFETs through a gate drive transformer. The MP4652 can be used to control LL C, half-bridge, flyback, and other power stages.

The MP465 2 can accu rately regulate the LED output curr ent using b oth PWM control and а compensation network on the COMP pin. P WM control u ses an ext ernal re sistor connected from FSET pin to GND to set the operating frequency. The LED current feeds back to the FB pin with a sample-hold circuit an d compared against an internal 0.6V reference voltage. The compensation network on the COMP pin, which connects to the output of the error amplifier, then accurately regulates the output LED current. The n is compared with the voltage on COMP pi internal o scillator and generates duty cycl е modulated signals to control the e xternal power switches. T his PWM control makes MP4652 suitable for half-bridge, flyback, and other power stages.

The MP465 2 FSET pin can also take volta ge feedback fr om a frequency-controlled external circuit to a djust the device frequency. Connect this feedback circuit to FSET using a resistor. This frequency control makes MP4 652 suitable for LLC and other frequency-controlled power stages.

The system power is controlled by EN pin. When the chip is enabled, the built-in regulator for VCC powers up the internal circuit. When VCC exceeds its UVLO point, IC starts to operate and outputs the gate drive signals.

Brightness Control

MP4652 implements PWM dimmin g on the LED current by using either a DC input voltage or a direct PWM input signal. The MP4652 has a built-in bur st oscillator that can generate a triangle waveform on the BFS pin.

When using a DC i nput voltage for PW M dimming, connect a capacitor in parallel to a resistor on BFS pin to set the bu rst frequency and apply the DC voltage to the PWMIN pin t o program the PWM dimming duty cycle.

The burst frequency can also be synchronized to an external freque ncy by applying a synchronizing narrow-pulse signa I on the SYNC pin. The synchronizin g frequency should be higher than the burst fr equency set by the BFS pin. Please refer to S YNC pin description f or details.

When using a direct PWM input signal for PWM dimming, u se a 20k Ω pull-up resistor between the BFS pin to VCC and apply the PWM signal on PWMIN pin.

Continuous Fast PWM Dimming

The MP4652 implements fast and continuous PWM dimming on the L ED current, as shown in Figure 2. The PWM dimming signal (controlled by a DC input voltage or a direct PWM signal) outputs from the PWMOUT pin to drive t he external dimming MOSFET in series with t he LED string. Therefore, the LED current quickl y rises when the PWM dimming sign al goes high, and guickly falls when PWM dimming signal falls. This fast PWM dimming feature helps t he MP4652 achieve a high PWM dimming ratio.

The MP4652 provides continuous P WM dimming to the syste m. It output s continuous gate dr iver signals to the power stage during both PWM o n and PWM off intervals. This makes the pow er flow continuous for mag netic components—such as transfor mers and inductor s—which can eliminate audible noise.

With this f ast and continuous P WM dimmi ng feature, the MP4652 can achieve 1000:1 hig h





PWM dimming ratio at a 120Hz P WM dimming grequency without any audible no ise issue (or 500:1 PWM dimming ratio at 300Hz PW M dimming frequency).



Figure 2— Fast and Continuous PWM Dimming

Fault Protection

System fault management features include open LED protection, short L ED protection if at any point the LED string shorts to ground, protection against shorts along the LED string, and a dela y timer for system recovery. The output voltage is monitored by the OVP pin through a voltage divider. Once the open LED condition occurs and the voltage on the OVP pin exceeds 2.38V for 7 μ s, the MP4652 recognize s this a s ope n condit ion and tr iggers the Fault Mode.

The SSD pin monitors the secondary side current. If any point of the LED string is shorted to ground, the secondary side current increase s. When the voltage on SSD pin falls below 2.3 6V for 7μ s, the MP4652 triggers the Fault Mode.

The FB pin can also function as short LED string protection. When the voltage on F B pin is hig her than 1.2V for 7μ s, the IC triggers the Fault Mode.

In Fault Mode, the outputs of the gate drivers GL and GR are disabled, the PWMOUT signal is pulled low, and the COMP capacitor is discharged by a 30 μ A current sour ce. The f ault timer then starts. An 8 μ A current so urce charges the FT capacitor, and when FT voltage hits 2.38 V, the system recovers. The IC enables the output driver signa Is, relea ses the COMP, resets the fault flag, and pulls down the FT pin.

If the de sign requires a latch up for the IC at Fault Mode, connect a $200k\Omega$ resistor on the F T pin.



APPLICATION INFORMATION

Pin 1 (OVP):

This pin is used for over-voltage protection. When the output volta ge to th is pin exceed s 2.38V for 7 µs, the Fau It Mode is t riggered. For applications involving multiple LED strings, apply the maximum output voltage of the LED strings to this pin.

Pin 3 (SSD):

This short string detection pin is used for protection against shorts along any point of the LED string to ground. The SSD pin monitors the secondary side current. When the voltage on this pin falls below 2.36V f or 7 µs, the IC treats t he condition as a short and triggers the Fault Mode.

Pin 4 (FB):

This pin is used for LE D current regulation. The voltage on this pin is regulated by an external circuit with a 0.6V average value. Use a samplehold circuit to sense the LED current when the PWM goes high, and hold the value when the PWM goes low.

The FB pin also functions as short string protection. When the voltage on FB excee ds 1.2V for 7µs, the IC triggers the Fault Mode.

For frequency-controlled application like an LL C power stage, the LED current is regulated with an external-frequency control loop. Connect FB to ground and set the IC to operate at the maximum duty cycle.

Pin 5 (COMP):

This pin is use d for compensation purposes. For PWM-controlled ap plications, such a s h alf-bridge and f lyback pow er st ages, con nect a n X 7R ceramic capacitor with a value between 47 nF and 470nF from COMP to GND. The value of this capacitor d etermines t he stability of the LED current regulation.

For frequency-controlled applicat ions like t he LLC power stage, connect a 1nF capacitor to the COMP pin.

Pin 6 (FT):

Connect a capacitor from this pin to GND to set the fault timer. This sets the system recovery time after detecting a fault condition.

$$T_{FT} = \frac{2.38 V \times C_{FT}}{8 \mu A}$$

A 10nF cap acitor on F T sets the delay time to around 3ms

If the circu it requires a latch-up for Fault Mode, connect this pin to a 200k Ω resistor.

Pin 8 (FSET):

This pin is used to set the operating frequency. The source current thr ough this p in determines the operating frequency.

For fixed-operating-fre guency PWM-controlled applications-like half-bridge and flyback power stages-connect a resistor from this pin to GND to set the operating frequency (f_o) . The value for this resistor RESET is calculated by

$$R_{FSET} = \frac{1.25 \times 10^9}{f_o}$$

For an ope rating frequ ency of 50kHz, R _{ESET} = 25kΩ.

For frequency-controlle d applicatio ns like LL C, connect the control volt age to FSET pin throug h a resistor, as shown in Figure 3. This contr ol voltage programs the so urce current through this pin to control the operating frequency.



Figure 3—FSET Set Up for Frequency **Controlled Application.**





Pin 7 (PWMOUT):

This pin o utputs the PWM dimming signa I t o drive the dimming MOSFET in series with the LED string for fast PWM dimming. Connect this pin to the g ate of the dimming MOSFET through a driver resistor.

Pin 10 (PWMIN):

This pin is used for PWM-dimming brightne ss control. For DC-input PWM dimming, the D C voltage controls the PWM dimming duty cycle on the output. The signal sh ould be filt ered for op timal operation. A voltage in the range of 0V to 1.2V on PWMIN programs the PWM di mming duty cycl e from 0 to 100%.

For direct PWM input PWM dimmin g, pull BFS high to VCC throug h a 20k Ω resistor, and connect the PWMIN pin directly to the PW M source. Logic High is PWM On and Logic Low is PWM Off.

Pin 9 (BFS):

BFS pin is used to set the burst frequency for DC input PWM dimming, using the waveform shown in Figure 4. Connect a resistor (R_{BFS}) in paralle I with a capacitor (C_{BFS}) on this pin to set the burst frequency.



Figure 4—PWM Dimming with DC Input Voltage at PWMIN Pin

These values are determined as follows:

Set a percentage of the rising time, where:

$$D_{rise} = t_{rise} \times f_{Burst}$$

R_{BFS} and C_{BFS} are determined by:

$$R_{BFS} \approx 21.16k \left(\frac{1}{D_{rise}} - 1\right) + 21.43k$$
$$C_{BFS} = \frac{1 - D_{rise}}{f_{Ruret} \times R_{RFS} \times 0.405}$$

For $D_{rise} = 0.1$, $f_{urst} = 200$ Hz, then $B_{FS} = 212$ k Ω , $C_{BFS} = 52$ nF. D_{se} is ecommended between 0.1 and 0.2.

For direct PWM input PWM dimming, pull BFS high to VCC through a $20k\Omega$ resistor and apply the PWM signal to PWMIN pin.

Pin 2 (SYNC):

This pin is used for burst frequen cy synchronization to synchronize th e DC input PWM dimming frequency. Application of a smallpulse synchronizing frequency signal will synchronize the burst frequency.



PWM Dimming and Schematic



Figure 5 shows synchronized PWM dimming with DC input. The synchronizing signal is filtered by a high pass filter. Its rising edge is caught and used to synchronize the trian gle waveform on the BFS pin. The synchronizin g frequency should be higher than that set by BFS pin and the amplitude of the synchronizing sign al should b e higher than 1.4V.

Eunction	Pin Connection			
Tunction	PWMIN E	SYNC		
PWM dimming with DC Input Voltage	*0V to 1.2V	C_{BFS}, R_{BFS}	GND	
PWM dimming with DC Input Voltage and Synchronizing frequency	*0V to 1.2V	C_{BFS}, R_{BFS}	R,C,D network	
PWM dimming with direct PWM input	PWM	To VCC through 20kΩ resistor	GND	

Table	1—F	unction	Mode
IUNIC		anouon	mouc

Note:

*:Burst Brightness Polarity: 100% duty cycle at PWM voltage 1.2V.

Pin 11 (EN):

Pull this pin high to enable the chip, and pull it low to disable the chip.

Pin 12 (VIN):

Supply voltage input. Bypass the supply voltage with a 0.1μ F or larger ceramic capacitor

Pin 13 (VCC):

This pin pro vides the gate driver supply voltage. Its typical value is 9.7V. Connect a 1μ F or greater ceramic capacitor to this pin to bypass the supply voltage. This voltage is also used to supply the external control circuit.

Pin 14(GL), Pin 16 (GR):

Gate driver signals output. GL and GR are 180 degree phase-shifted d river signals. GL and GR can directly drive the external MOSFETs in the off-line system through a gate drive r transformer with enhanced driver capability. Connect two 5.1Ω resist ors in series with GL and GR to reduce the EMI noise.

Place a 2.2nF Y capacitor between the primary reference ground and the second ary reference ground.



EXAMPLE APPLICATION

TV LED Backlight

This application example introduces a high performance 2-stage L LC TV LED driver that is designed to power the LED backlights for a 40-inch TV. The total system power structure is shown in Figure 6. It uses a 2-sta ge structure with high efficiency and low cost. The PFC stage outputs aro und 390V and is controlled by the

MPS PFC controller MP44010, which works in BCM (Boundary Conduction Mode). The MP4652 acts as the LED driver stage: it controls a LLC power stage to drive t he LED strings. Another flyback DC/DC stage outputs the 13V powe r supply for the system: it uses the MPS quasiresonant flyback controller HFC0100.



Figure 6—System Power Structure

The following introduces the detailed circuit of the LED driver stage ba sed on M P4652. The specifications for this LED driver are listed below.

Specification:

Input: typically 390V, PFC Output. Output: 4 strings at 55V/260mA per string , connecting 2 strings in series. It could also output 2 strings at 110V/260mA per string. Operating frequency: ~110kHz PWM dimming frequency: 320Hz Protection: Open LED protection, short LED string protection, short LED+ to GND protection

Schematics:

Figure 7 shows the schematic of the LED dri ver stage. The parameters of the powe r transformer T2 are as follow:

NP: NS = 6 5:35, Leaka ge inductan ce = 450 μ H, magnetic inductance = 1.6mH.





Figure 7—MP4652based 2-stage LLC TV LED Drive





Power Stage

The power stage is a half-bridge LLC topology. The primary side is composed of Q4, Q3, C19 and T2. The LLC reson ant network is compose d of the lea kage inductance of T2, the magnetic inductance of T2, and C19. Q4 and Q3 should be chosen to handle the input voltage and the LLC current. Consider the operating frequency, the input condit ion and the output condition when selecting t he resonant cap, the leakage inductance, and the magnetic indu ctance. Refer to MP4652 LLC design notes for details.

On the secondary side, the diodes D6, D8, D9, and D10 rectify the LL C current. These diod es must be able to handle the output voltage an d the output current: they are 200V/ 3A diodes in this circui t. The balance cap C23 blocks the different voltage of th e 2 LED strings and balances the currents through them. The value of C23 is usu ally between 0.22 µF and 1 µF. Its voltage must be higher than the output voltage because of the LED string short co ndition. The output capa citors C28 and C29 filt er the ripple current of the LLC output current to obtain a DC current for the LED strings. C28 and C29 also store the e nergy from the primary side at t he PWM off interval, as MP4652 implemen ts continuous gate driver at PWM off interval to eliminate the audible noise. The value of C2 8 and C29 must be large enough to handle this energy to prevent excessive output voltage spikes: Capacitor values from 4.7 µF to 22 µF are typical for this applicat ion. The volt age stress of these output capacitors should be higher than the maximum output voltage.

Control Circuit

MP4652 controls the p ower MOSF ETs Q3 and Q4 in the p ower stage through th e gate driv er transformer T1. As MP4652 outputs regulated 9V gate driver signals, the turn ratio of T1 goes from 1:1:1 to 1:1.5:1.5. With its enhanced gate driver capability a nd regulate d driver voltage, MP465 2 can directly drive the MOSFETs through the ga te driver transformer.

Because an LLC is a frequency-controlled power stage, MP4652 uses a n external amplifier U3 to regulate the LED cu rrent and output t he frequency control volta ge. During t he PWM ON interval, PWMOUT is high an d the dimming MOSFET Q8 turns on. The LED current feeds back to the inverting input of U3. With t he compensation network, U3 outputs the frequency control voltage and regulates the LED current. OFF interval, the dimmi During the PWM na MOSFET tu rns off, and LED curre nt feedback goes low. An external voltage applied to t he inverting input of U3 through D5 pu IIs the output of U3 low. This design h elps the circuit work at a high frequency during the PWM OFF interval and limits the output energy delivered from t he primary side to the secondary side.

Together with the output capacitors C28 and C29, this cir cuit helps to eliminate current overshot during PWM ON. The signal MOSFETs Q6 and Q7 are turned off durin g the PWM OFF interval, and C21 and C24 can hold their value during this time. This helps the control loop to respon d quickly during the PWM ON inte rval and to achieve fast PWM dimming.

R35 and C12 on the FSET pin form a frequency soft-start circuit at start up.

The maximum output voltage is fed back to OVP pin through the voltage dividers. MP4652 ca n protect the open LED condition thro ugh the OVP pin. When the voltage on OVP pin is higher than 2.38V for 7μ s, IC enters Fault Mode.

The second ary side current is fed back to SSD pin through R47, R46 and C25. When sho rt condition o ccurs, the secondary side curren t grows and the SSD voltage falls. When SSD voltage falls below 2.36 V for 7 μ s, the IC enters fault mode.

In Fault Mode, the PWMOUT pulls low. The device then outputs an error signal to the system with the addition of an external logic circuit,.

Please refer to the design notes for details of the components selection.





Circuit Performance



Tek Stop









Short LED+ to LED- Protection

Short LED+ to GND Protection



PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS will not assume any legal responsibility for any said applications.