

SONET/SDH PRECISION PORT CARD CLOCK IC

Features

- Ultra-low jitter generation: 0.3 ps_{RMS} (typ)
- No external components (other than a resistor and standard bypassing)
- Up to three clock inputs
- Four independent clock outputs at 19, 155, or 622 MHz
- Stratum 3, 3E, and SMC compatible
- Digital hold for loss-of-input clock
- Digitally-controlled output phase adjust

Applications


- SONET/SDH line/port cards
- Terabit routers

- Automatic or manually-controlled hitless switching between clock inputs
 Revertive/non-revertive switching
- Revenue mon-revenue switching
 Loss-of-signal and frequency offset alarms for each clock input
- Support for forward and reverse
- FEC clock scaling
- 8 kHz frame sync output
- Low power

Core switches

Small size (11x11 mm)

Digital cross connects



Description

The Si5364 is a complete solution for ultra-low jitter high-speed clock generation and distribution in precision clocking applications, such as OC-192/OC-48 SONET/SDH line/port cards. This device phase locks to one of three reference inputs in the range of 19.44 MHz and generates four synchronous clock outputs that can be independently configured for operation in the 19, 155, or 622 MHz range (1, 8, and 32x input clock). Silicon Laboratories DSPLL[®] technology delivers phase-locked loop (PLL) functionality with unparalleled performance while eliminating external loop filter components, providing programmable loop parameters, and simplifying design. The on-chip reference monitoring and clock switching functions support Stratum 3/3E and SMC compatible clock switching with excellent output phase transient characteristics. FEC rates are supported with selectable 255/238 or 238/255 scaling of the clock multiplication ratios. The Si5364 establishes a new standard in performance and integration for ultra-low jitter clock generation. It operates from a single 3.3 V supply.

Functional Block Diagram






TABLE OF CONTENTS

<u>Section</u>

<u>Page</u>

1. Electrical Specifications	
2. Functional Description	
2.1. Selectable Loop Filter Bandwidth	
2.2. Clock Output Rate Selection	.17
2.3. PLL Performance	.18
2.4. Frequency Offset and Loss-of-Signal Alarms	.19
2.5. Loss-of-Signal	
2.6. Input Clock Select Functions	
2.7. 8 kHz Frame Sync	.25
2.8. Reset	
2.9. PLL Self-Calibration	
2.10. Bias Generation Circuitry	
2.11. Differential Input Circuitry	
2.12. Differential Output Circuitry	
2.13. Power Supply Connections	
2.14. Design and Layout Guidelines	
3. Pin Descriptions: Si5364	
4. Ordering Guide	
5. Package Outline	
6. 11x11 mm CBGA Card Layout	
Document Change List	
Contact Information	
	. 40



1. Electrical Specifications

Table 1. Recommended Operating Conditions¹

Parameter	Symbol	Test Condition	Min ¹	Тур	Max ¹	Unit
Ambient Temperature	Τ _Α		-40 ²	25	85	°C
Si5364 Supply Voltage ³	V _{DD33}		2.97	3.3	3.63	V


Notes:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.

2. The Si5364 is guaranteed to operate and meet all electrical specifications over an ambient temperature of -40 to 85 °C.


3. The Si5364 specifications are guaranteed when using the recommended application circuit (including component tolerance) shown in Figure 8 on page 16.






A. Operation with Single-Ended Clock Inputs*

*Note: When using single-ended clock sources, the unused clock inputs on the Si5364 must be ac-coupled to ground.



B. Operation with Differential Clock Inputs








Figure 2. Rise/Fall Time Measurement






Figure 3. SYNCIN and FSYNC Timing




Figure 4. Transitionless Period on CLKIN for Detecting a LOS Condition




Figure 5. Clock Input to Clock Output Delay Adjustment (Pin Control)






Figure 6. Clock Input to Clock Output Delay Adjustment (Register Control)



Table 2. DC Characteristics

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Supply Current Single Clock Output Four Clock Outputs	I _{DD}	f _{out} = 19.44 MHz		120 212	140 240	mA
Power Dissipation Using 3.3 V Supply Single Clock Output Four Clock Outputs	P _D	f _{out} = 19.44 MHz	_	396 700	462 792	mW
Common Mode Input Voltage ^{1,2,3} (CLKIN_A, CLKIN_B, REF/CLKIN_F)	V _{ICM}		1.0	1.5	2.0	V
Single-Ended Input Voltage ^{2,3,4} (CLKIN_A, CLKIN_B, REF/CLKIN_F)	V _{IS}	See Figure 1A	200	—	500 ⁴	mV _{PP}
Differential Input Voltage Swing ^{2,3,4} (CLKIN_A, CLKIN_B, REF/CLKIN_F)	V _{ID}	See Figure 1B	200	_	500 ⁴	mV _{PP}
Input Impedance (CLKIN_A+, CLKIN_A-, CLKIN_B+, CLKIN_B–, REF/CLKIN_F+, REF/CLKIN_F–)	R _{IN}			80	_	kΩ
Differential Output Voltage Swing (CLKOUT_[3:0])	V _{OD}	100 Ω Load Line-to-Line	720	938	1155	mV _{PP}
Output Common Mode Voltage (CLKOUT_[3:0])	V _{OCM}	100 Ω Load Line-to-Line	1.4	1.8	2.2	V
Output Short to GND (CLKOUT_[3:0])	I _{SC(-)}		-60	—		mA
Output Short to V _{DD25} (CLKOUT_[3:0])	I _{SC(+)}		_	-45		mA
Input Voltage Low (LVTTL Inputs)	V _{IL}				0.8	V
Input Voltage High (LVTTL Inputs)	V _{IH}		2.0			V
Input Low Current (LVTTL Inputs)	IIL				50	μA
Input High Current (LVTTL Inputs)	I _{IH}				50	μA
Input Impedance (LVTTL Inputs)	R _{IN}		50			kΩ
Internal Pulldown (LVTTL inputs)	I _{pd}				50	μA
FSYNC Output Charge Current	I _{OH_FSYNC}	V _{FSYNC} = 0 V C _{LOAD} = 10 pF	100	_	—	μΑ
FSYNC Output Discharge Current	I _{OL_FSYNC}	V _{FSYNC} = V _{DD} C _{LOAD} = 10 pF	320	—	—	μΑ

Notes:

1. The Si5364 device provides weak 1.5 V internal biasing that enables ac-coupled operation.

2. Clock inputs may be driven differentially or single-endedly. When driven single-endedly, the unused input should be accoupled to ground.

3. Transmission line termination, when required, must be provided externally.

 Although the Si5364 device can operate with input clock swings as high as 1500 mV_{PP}, Silicon Laboratories recommends maintaining the input clock amplitude below 500 mV_{PP} for optimal performance.



Table 3. AC Characteristics

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Input Clock Frequency (non FEC) [*] FEC[1:0] = 00 (CLKIN_A, CLKIN_B, REF/ CLKIN_F)	f _{CLKIN}	No FEC Scaling	19.436	_	21.093	MHz
Input Clock Frequency (forward FEC) [*] FEC[1:0] = 01 (CLKIN_A, CLKIN_B, REF/ CLKIN_F)	f _{CLKIN}	255/238 FEC Scaling	18.140	_	19.687	MHz
Input Clock Frequency (reverse FEC) [*] FEC[1:0] = 10 (CLKIN_A, CLKIN_B, REF/ CLKIN_F)	f _{CLKIN}	238/255 FEC Scaling	20.824	_	22.600	MHz
Input Clock Rise Time (CLKIN_A, CLKIN_B, REF/CLKIN_F)	t _R	Figure 2		—	11	ns
Input Clock Fall Time (CLKIN_A, CLKIN_B, REF/CLKIN_F)	t _F	Figure 2		—	11	ns
Input Clock Duty Cycle	C _{DUTY_I} N		40	50	60	%
Frequency Difference at which Frequency Offset Alarm (FOS_A, FOS_B) is declared (CLKIN_A vs. REF/CLKIN_F, CLKIN_B vs. REF/CLKIN_F) SMC/S3N = 1 (SONET Min. Clock) SMC/S3N = 0 (Stratum 3/3E)	∆f _{FOS}	SMC Stratum3/3E	40 9.2		72 16.6	±ppm ±ppm
CLKOUT[3:0] Frequency Range [*] FRQSEL[1:0] = 00 (no output) FRQSEL[1:0] = 01 (1X) FRQSEL[1:0] = 10 (8X) FRQSEL[1:0] = 11 (32X)	f _{O_19} f _{O_155} f _{O_622}		 19.436 155.48 621.95	 	 21.093 168.75 675.0	MHz MHz MHz
CLKOUT_[3:0] Rise Time	t _R	Figure 2; single-ended; after 3 cm of 50 Ω FR4 stripline	—	187	260	ps
CLKOUT_[3:0] Fall Time	t _F	Figure 2; single-ended; after 3 cm of 50 Ω FR4 stripline		176	260	ps
Output Clock Duty Cycle	C _{DUTY} _ OUT	Differential: (CLKOUT+) – (CLKOUT–)	48	—	52	%



Table 3. AC Characteristics (Continued)

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SYNCIN Pulse Width	t _{SYNCIN}	Figure 3	20	—	_	ns
FSYNC Frequency	f _{FSYNC}	Figure 3		f _{O_19} /2430	_	kHz
FSYNC Pulse Width	t _{FSYNC} PW	Figure 3		16/f _{O_19}	_	S
SYNCIN to FSYNC	t _{SYNCIN_}	Figure 3	38	45	52	ns
Phase Skew Between Outputs	t _{skew}			—	400	ps
RSTN/CAL Pulse Width	t _{RSTN}		20	—		ns
INCDELAY, DECDELAY Pulse Width	t _{INCDEC}	Figure 5	1	—	_	μs
INCDELAY, DECDELAY Setup Time	t _{SETUP}	Figure 5	1	—	_	μs
INCDELAY, DECDELAY Hold Time	t _{HOLD}	Figure 5	1	—	_	μs
Register Read Out READ Clock High	t _{READH}		1	—	—	μS
Register Read Out Serial Clock (SCLKO) Frequency	1/t _{SCLKO}			—	4.86	MHz
Register Read Out Clock High to Output Valid	t _{CHOV}		10	—	_	ns
Output Phase INC/DEC Serial Clock (SCLKI) Frequency	1/t _{SCLKI}		—	—	1.5	MHz
Output Phase INC/DEC Serial Clock (SCLKI) Clock High	t _{SCLKH}		300	_	_	ns
Output Phase INC/DEC Serial Data (SDI) Setup Time	t _{SU}		300	—	_	ns
Output Phase INC/DEC Serial Data (SDI) Hold Time	t _H		300	—	_	ns
Output Phase INC/DEC Parallel Load (LOAD) Clock High	t _{loadh}		300	-	_	ns
Output Phase INC/DEC Coarse Adjust Delay Increment/ Decrement (f _{O_622} = 622.08 MHz)	t _{CDELAY}		—	2/f _{O_622}	—	ns
*Note: The Si5364 provides a 1, 8, or 3 scaling by a factor of 255/238 or			n with an opt	ion for additiona	al frequen	су



Table 3. AC Characteristics (Continued)

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Output Phase INC/DEC Fine Adjust Delay Increment/Dec- rement (f _{O_622} = 622.08 MHz)	t _{FDELAY}		_	1/ 16 x f _{O_622}	_	ps
Transitionless Period Required on CLKIN for Detecting an LOS Con- dition	t _{LOS}	Figure 4	24/ f _{O_622}	_	32/ f _{O_622}	S
Recovery Time for Clearing an LOS or FOS Condition VALTIME = 0 VALTIME = 1	t _{VAL}	Measured from when a valid reference clock is applied until the applicable LOS or FOS flag clears	0.09 12.0		0.22 14.1	S

Table 4. AC Characteristics (PLL Performance Characteristics)

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ TA} = -40 \text{ to } 85 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wander/Jitter at 800 Hz Bandwidth (BWSEL[1:0] = 10)					·	
Jitter Tolerance (See Figure 9)	J _{TOL(PP)}	f = 8 Hz	1000	_		ns
		f = 80 Hz	100	_		ns
	-	f = 800 Hz	10	_		ns
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz	—	0.87	1.2	ps
FEC[1:0] = 00 (1/1 Scaling)		50 kHz to 80 MHz	—	0.26	0.35	ps
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz	—	0.86	1.2	ps
FEC[1:0] = 01, 10 (255/238, 238/255 Scal- ing)		50 kHz to 80 MHz	-	0.26	0.35	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz	—	6.1	10.0	ps
FEC[1:0] = 00 (1/1 Scaling)	· / -	50 kHz to 80 MHz	_	2.1	5.0	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz	—	6.0	10.0	ps
FEC[1:0] = 01, 10 (255/238, 238/255 Scal- ing)		50 kHz to 80 MHz	-	2.0	5.0	ps
Jitter Transfer Bandwidth (See Figure 10)	F _{BW}	BW = 800 Hz	—	800		Hz
Wander/Jitter Transfer Peaking	J _P	< 800 Hz	_	0.0	0.05	dB

Wander/Jitter at 1600 Hz Bandwidth

(BWSEL[1:0] = 01)

Notes:

- 1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.
- 2. For reliable device operation, temperature gradients should be limited to 10 °C/min.
- Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5364 (t_{PT MTIE}) never reaches one nanosecond.



Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ TA} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Jitter Tolerance (see Figure 9)	J _{TOL(PP)}	f = 16 Hz	1000	_	_	ns
		f = 160 Hz	100			ns
		f = 1600 Hz	10			ns
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz	_	0.83	1.0	ps
FEC[1:0] = 00		50 kHz to 80 MHz	_	0.26	0.35	ps
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz	_	0.8	1.0	ps
FEC[1:0] = 01, 10		50 kHz to 80 MHz		0.26	0.35	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz		5.7	9.0	ps
FEC[1:0] = 00		50 kHz to 80 MHz		2.0	5.0	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz		5.4	9.0	ps
FEC[1:0] = 01, 10		50 kHz to 80 MHz		1.9	5.0	ps
Jitter Transfer Bandwidth (see Figure 10)	F _{BW}	BW = 1600 Hz		1600		Hz
Wander/Jitter Transfer Peaking	J _P	< 1600 Hz		0.0	0.1	dB
Wander/Jitter at 3200 Hz Bandwidth (BWSEL[1:0] = 00)						
Jitter Tolerance (see Figure 9)	J _{TOL(PP)}	f = 32 Hz	1000			ns
		f = 320 Hz	100			ns
		f = 3200 Hz	10			ns
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz		0.89	1.2	ps
FEC[1:0] = 00 (1/1 Scaling)		50 kHz to 80 MHz		0.3	0.4	ps
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz		0.81	1.2	ps
FEC[1:0] = 01, 10 (255/238, 238/255 Scal- ing)		50 kHz to 80 MHz		0.30	0.4	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz		5.8	10.0	ps
FEC[1:0] = 00 (1/1 Scaling)		50 kHz to 80 MHz		2.9	5.0	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz	—	7.9	10.0	ps
FEC[1:0] = 01, 10 (255/238, 238/255 Scal- ing)		50 kHz to 80 MHz		4.6	5.0	ps
Jitter Transfer Bandwidth (see Figure 10)	F _{BW}	BW = 3200 Hz	—	3200		Hz
Wander/Jitter Transfer Peaking	J _P	< 3200 Hz	_	0.0	0.05	dB
Wander/Jitter at 6400 Hz Bandwidth (BWSEL[1:0] = 11)						
Jitter Tolerance (see Figure 9)	J _{TOL(PP)}	f = 64 Hz	1000	_	_	ns
		f = 640 Hz	100	_		ns
		f = 6400 Hz	10			ns

1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

2. For reliable device operation, temperature gradients should be limited to 10 °C/min.

 Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5364 (t_{PT_MTIE}) never reaches one nanosecond.



Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)

(V_{DD33} = 3.3 V ± 10%, TA = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz	—	1.03	1.4	ps
FEC[1:0] = 00 (1/1 Scaling)	- (-)	50 kHz to 80 MHz	_	0.38	0.5	ps
CLKOUT RMS Jitter Generation	J _{GEN(RMS)}	12 kHz to 20 MHz		1.01	1.4	ps
FEC[1:0] = 01, 10 (255/238, 238/255 scal- ing)	· · ·	50 kHz to 80 MHz	—	0.45	0.6	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz	—	9.3	12.0	ps
FEC[1:0] = 00 (1/1 Scaling)		50 kHz to 80 MHz	—	2.8	5.5	ps
CLKOUT Peak-Peak Jitter Generation	J _{GEN(PP)}	12 kHz to 20 MHz	—	7.1	12.0	ps
FEC[1:0] = 01, 10 (255/238, 238/255 scal- ing)		50 kHz to 80 MHz	—	3.0	5.5	ps
Jitter Transfer Bandwidth (see Figure 10)	F _{BW}	BW = 6400 Hz	—	6400		Hz
Wander/Jitter Transfer Peaking	J _P	< 6400 Hz		0.05	.1	dB
Acquisition Time	T _{AQ}	RSTN/CAL high to CAL_ACTV low, with valid clock input and VALTIME = 0	_	195	350	ms
Clock Output Wander with Temperature Gradient ^{1,2}	C _{CO_TG}	Stable Input Clock; Temperature Gradient < 10 °C/min; 800 Hz Loop BW	—	_	40	ps/ °C/ min
Initial Frequency Accuracy in Digital Hold Mode (first 100 ms with supply voltage and temperature held constant)	C _{DH_FA}	Stable Input Clock Selected until entering Digital Hold	—	—	7.0	ppm
Clock Output Frequency Accuracy Over Temperature in Digital Hold Mode	C _{DH_T}	Constant Supply Voltage	—	16.2	40	ppm /°C
Clock Output Frequency Accuracy Over Supply Voltage in Digital Hold Mode	C _{DH_V33}	Constant Temperature	—	25	500	ppm /V
Clock Output Phase Step	t _{PT_MTIE}	During Clock Switching 1/1	-200	0	200	ps
Clock Output Phase Step Slope ³ —Manual Switches BWSEL[1:0] = 11 BWSEL[1:0] = 00 BWSEL[1:0] = 01	m _{PT}	During Clock Switching 6400 Hz 3,200 Hz 1600 Hz			10 5 2.5	ps/ μs
BWSEL[1:0] = 10		800 Hz	—	—	1.25	

Notes:

1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

2. For reliable device operation, temperature gradients should be limited to 10 °C/min.

 Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/µs unit is used here since the maximum phase transient magnitude for the Si5364 (t_{PT MTIE}) never reaches one nanosecond.



Table 4. AC Characteristics (PLL Performance Characteristics) (Continued)

 $(V_{DD33} = 3.3 \text{ V} \pm 10\%, \text{ TA} = -40 \text{ to } 85 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
Clock Output Phase Step Slope ³ —Auto	m _{PT}	During Clock Switching				
Switching						
BWSEL[1:0] = 11		6400 Hz			36	ps/
BWSEL[1:0] = 00		3200 Hz			18	μ S
BWSEL[1:0] = 01		1600 Hz			9.0	
BWSEL[1:0] = 10		800 Hz	—	—	4.5	
Transient Phase Deviation During Clock	t _{pt mtie max}					
Auto Switching	•					
BWSEL[1:0] = 11		6400 Hz			800	ps
BWSEL[1:0] = 00		3200 Hz			800	-
BWSEL[1:0] = 01		1600 Hz	—	_	800	
BWSEL[1:0] = 10		800 Hz	—	—	800	

Notes:

1. Higher PLL bandwidth settings provide smaller clock output wander with temperature gradient.

2. For reliable device operation, temperature gradients should be limited to 10 °C/min.

 Telcordia GR-1244-CORE requirements specify maximum phase transient slope during clock rearrangement in terms of nanoseconds per millisecond. The equivalent ps/μs unit is used here since the maximum phase transient magnitude for the Si5364 (t_{PT MTIE}) never reaches one nanosecond.



Table 5. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
3.3 V DC Supply Voltage	V _{DD33}	-0.5 to 3.6	V
LVTTL Input Voltage	V _{DIG}	-0.3 to (+3.6)	V
Maximum Current Any Output PIN		±50	mA
Operating Junction Temperature	T _{JCT}	-55 to 150	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
ESD HBM Tolerance (100 pf, 1.5 k Ω)		1.0	kV
Note: Permanent device damage can occur if the conditions as specified in the operat conditions for extended periods might a	ional sections of this data		

Table 6. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	θ_{JA}	Still Air	31	°C/W




Figure 7. Typical Si5364 Phase Noise (CLKIN = 19.44 MHz, CLKOUT = 622.08 MHz, and Loop BW = 800 Hz)



Si5364-XC5




Figure 8. Si5364 Typical Application Circuit (3.3 V Supply)



2. Functional Description

The Si5364 is a high-performance precision clock switching and clock generation device. The Si5364 accepts up to three clock inputs in the 19 MHz range, selects one of these clocks as the active clock input, and generates up to four high-quality clock outputs that are individually-programmable to be 1, 8, or 32x the input clock frequency. Additional optional scaling by a factor of 255/238 or 238/255 provides compatibility with systems that provide or require clocks that are scaled for forward error correction (FEC) rates. A typical application for the Si5364 in SONET/SDH systems is the generation of multiple low-jitter 19.44, 155.52, or 622.08 MHz clock outputs from a single or multiple (redundant) 19.44 MHz reference clock sources.

The Si5364 employs Silicon Laboratories' DSPLL technology to provide excellent jitter performance, minimize the external component count, and maximize flexibility and ease of use. The Si5364's DSPLL phase locks to the selected clock input signal, attenuates significant amounts of jitter, and multiplies the clock frequency to generate the device's SONET/SDH-compatible clock outputs. The DSPLL loop bandwidth is selectable, allowing the Si5364's jitter performance to be optimized for different applications. The Si5364 can produce clock outputs with jitter generation as low as 0.30 ps_{RMS} (see Table 4 on page 11), making the device an ideal solution for port card clocking in SONET/SDH (including OC-48 and OC-192) and Gigabit Ethernet systems.

Input clock selection and switching occurs manually or automatically. Automatic switching is revertive or nonrevertive. The Si5364 monitors the clock input signals for frequency accuracy and loss-of-signal and provides frequency offset (FOS) and loss-of-signal (LOS) alarms that are the basis for manual or automatic clock selection decisions. Input clock switching in the Si5364 uses Silicon Laboratories' switching technology to minimize the clock output phase transients normally associated with clock rearrangement (switching). The resulting Maximum Time Interval Error (MTIE) associated with switching in the Si5364 is well below the limits specified in Telcordia Technologies GR-1244-CORE for Stratum 2 and 3E clocks or Stratum 3 and 4E clocks.

The Si5364's PLL utilizes Silicon Laboratories' DSPLL technology to eliminate jitter, noise, and the need for external loop filter components found in traditional PLL implementations. A digital signal processing (DSP) algorithm replaces the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage-

controlled oscillator (VCO). The technology produces low phase noise clocks with less jitter than is generated using traditional methods. See Figure 7 for an example phase noise plot. In addition, because external loop filter components are not required, sensitive noise entry points are eliminated, and the DSPLL is less susceptible to board-level noise sources. Digital technology provides highly-stable and consistent operation over all process, temperature, and voltage variations. The benefits are smaller, lower power, cleaner, more reliable, and easier-to-use clock circuits.

2.1. Selectable Loop Filter Bandwidth

The digital nature of the DSPLL loop filter gives control of the loop parameters without changing external components. The Si5364 provides four selectable loop bandwidth settings (800, 1600, 3200, or 6400 Hz) for different system requirements. The loop bandwidth is selected using the BWSEL[1:0] pins. The BWSEL[1:0] settings and associated loop bandwidths are listed in Table 7.

Loop Bandwidth	BWSEL1	BWSEL0
6400 Hz	1	1
3200 Hz	0	0
1600 Hz	0	1
800 Hz	1	0

Table 7. Loop Bandwidth Settings

Table 8. Nominal Clock Out Frequencies

Output Clock Frequency	FSEL1	FSEL0
622.08 MHz (32x multiplier)	1	1
155.52 MHz (8x multiplier)	1	0
19.44 MHz (1x multiplier)	0	1
Driver Powerdown	0	0

2.2. Clock Output Rate Selection

The Si5364's DSPLL phase locks to the selected clock input signal to generate an internal VCO frequency that is a multiple of the input clock frequency. The internal VCO frequency is divided down to produce four clock outputs at 1, 8, or 32x the frequency of the clock input signal. The clock rate for each clock output is selected using the Frequency Select (FRQSEL[1:0]) pins associated with that output. The FRQSEL[1:0] settings and associated clock rates are listed in Table 8.

The input frequency ranges for the Si5364 are specified in Table 3 on page 9. The output rates scale accordingly. When a 19.44 MHz input clock is used, the clock outputs are programmable to run at 19.44, 155.52,



or 622.08 MHz.

2.2.1. FEC Rate Conversion

Conversion from non-FEC to FEC rates and from FEC to non-FEC rates is supported with selectable 238/255 or 255/238 scaling of the Si5364's clock output multiplication ratios.

The multiplication ratios and associated frequency ranges for the Si5364 clock outputs are set by the FRQSEL[1:0] pins associated with each clock output. Additional frequency scaling of active clock outputs by a factor of either 238/255 or 255/238 is selected using the FEC[1:0] control inputs.

For example, a 622.08 MHz output clock (a non-FEC rate) is generated from a 19.44 MHz input clock (a nonsetting FRQSEL[1:0] = 11 FEC rate) by (32x multiplication) and setting FEC[1:0] = 00 (no FEC scaling). A 666.51 MHz output clock (a FEC rate) is generated from a 19.44 MHz input clock (a non-FEC rate) by setting FRQSEL[1:0] = 11 (32x multiplication) and setting FEC[1:0] = 01 (255/238 FEC scaling). Finally, a 622.08 MHz output clock (a non-FEC rate) is generated from a 20.83 MHz input clock (a FEC rate) by setting FRQSEL [1:0] = 11 (32x multiplication) and setting FEC[1:0] = 10 (238/255 FEC scaling). The FEC[1:0] settings and associated scaling factors are listed in Table 9.

FEC Frequency Scaling	FEC1	FEC0	FSYNC
1/1	0	0	Enabled
255/238	0	1	Disabled
238/255	1	0	Enabled
Reserved	1	1	

 Table 9. FEC Rate Conversion

2.3. PLL Performance

The Si5364 PLL provides extremely low jitter generation, high jitter tolerance, and a well-controlled jitter transfer function with low peaking and a high degree of jitter attenuation. Each of these key performance parameters is described in the following sections.

2.3.1. Jitter Tolerance

Jitter tolerance for the Si5364 is defined as the maximum peak-to-peak sinusoidal jitter that can be present on the incoming clock. Tolerance is a function of the input jitter frequency and improves for lower input jitter frequency.




Figure 9. Jitter Tolerance Mask/Template




Figure 10. PLL Jitter Transfer Mask/Template

2.3.2. Jitter Transfer

Jitter transfer is defined as the ratio of output signal jitter to input signal jitter for a specified jitter frequency. The jitter transfer characteristic determines the amount of input clock jitter that passes to the outputs. The DSPLL technology used in the Si5364 provides tightly controlled jitter transfer curves because the PLL gain parameters are determined by digital circuits that do not vary over supply voltage, process, and temperature. In a system application, a well-controlled transfer curve minimizes the output clock jitter variation from board to board for consistent system-level jitter performance.

The jitter transfer characteristic is a function of the BWSEL[1:0] setting. Lower bandwidth selection results in more jitter attenuation of the incoming clock but might result in higher jitter generation. Table 4 on page 11 gives the 3 dB bandwidth and peaking values for specified BWSEL[1:0] settings. Figure 10 shows the jitter transfer curve mask.

2.3.3. Jitter Generation

Jitter generation is defined as the amount of jitter produced at the output of the device with a jitter-free input clock. Jitter is generated from sources within the VCO and other PLL components. Jitter generation is a function of the PLL bandwidth setting.



2.4. Frequency Offset and Loss-of-Signal Alarms

The Si5364 monitors the input clock signals and provides alarm output signals for frequency offset and loss-of-signal that is the basis for manual or automatic clock input switching decisions.

The frequency offset alarms indicate if the CLKIN A and CLKIN B input clocks are within a specified frequency precision relative to the frequency of the REF/CLKIN F input. The REF/CLKIN F input can also be utilized as a third clock input for the DSPLL. The frequency offset monitoring circuitry compares the frequency of the CLKIN A and CLKIN B input clocks with the frequency of the supplied reference clock (REF/ CLKIN F). If the frequency offset of an input clock exceeds a preset frequency offset threshold, a frequency offset alarm (FOS) is declared for that clock input. The frequency offset threshold is selectable for compatibility with either SONET minimum clock (SMC) or Stratum 3/3E requirements using the SMC/S3N control input. Frequency offset threshold values are indicated in Table 3 on page 9.

2.5. Loss-of-Signal

The Si5364 loss-of-signal (LOS) circuitry constantly monitors the CLKIN_A, CLKIN_B, and REF/CLKIN_F input clocks for missing pulses. It over-samples the input clocks to search for extended periods of time without clock transitions. If the LOS circuitry detects four consecutive samples of an input clock that are the same state (i.e., 1111 or 0000), an LOS is declared for that input clock. The LOS circuitry runs at a frequency of $f_{0_{622/8}}$, where $f_{0_{622}}$ is the output clock frequency when the FRQSEL[1:0] pins are set to 11. Figure 4 on page 6 and Table 3 on page 9 list the minimum and maximum transitionless time periods required for declaring an LOS on an input clock.

Once an LOS flag is asserted on one of the input clocks, it is held high until the input clock is validated over a time period designated by the VALTIME pin. When VALTIME is low, the validation time period is about 100 ms. When VALTIME is high, the validation time period is about 13 s. If another LOS condition on the same input clock is detected during the validation time (i.e., if another set of 1111 or 0000 samples are detected), the LOS flag remains asserted, and the validation time starts over.

An LOS alarm on the REF/CLKIN_F clock input automatically disables the FOS_A and FOS_B frequency offset alarms (frequency offset alarms are automatically disabled in applications that do not supply a REF/CLKIN_F input to the Si5364). The FOS_A and FOS_B frequency offset alarms can be disabled

manually with the DSBLFOS control input.

2.6. Input Clock Select Functions

The Si5364 provides hitless switching between clock input sources. Switching is controlled automatically or manually. The criteria for automatic switching are described below. Automatic switching can be revertive (returns to the original clock when the alarm condition clears) or non-revertive. When in manual mode, the device selects the clock specified by the value of the MANCNTRL[1:0] inputs.

2.6.1. Hitless Switching

Silicon Laboratories switching technology performs "phase build-out" to minimize the propagation of phase transients to the clock outputs during input clock switching. Many of the problems associated with clock switching using traditional analog solutions are eliminated. In the Si5364, all switching between input clocks occurs within the input multiplexor and DSPLL phase detector circuitry. The phase detector circuitry continually monitors the phase difference between each input clock and the DSPLL VCO clock output. The phase detector circuitry can lock to a clock signal at a specified phase offset relative to the VCO output so that the phase offset is maintained by the DSPLL circuitry. At the time a clock switch occurs, the phase detector circuitry knows both the input-to-output phase relationship for the original input clock and of the new input clock. The phase detector circuitry locks to the new input clock at the new clock's phase offset so that the phase of the output clock is not disturbed. That is, the phase difference between the two input clocks is absorbed in the phase detector's offset value, rather than being propagated to the clock output.

The switching technology virtually eliminates the output clock phase transients traditionally associated with clock rearrangement (input clock switching). SONET/ SDH specifications allow transients of up to 150 ns of maximum time interval error (MTIE) to occur during a Stratum 2/3E clock switch. This specification, which is meet sometimes difficult to with analog implementations, allows for up to 1500 bit periods of slip to occur in an OC192 data stream. Silicon Laboratories' switching eliminates these bit slips and the limitations imposed by analog methods (such as low bandwidth loops on the port cards) to meet the SONET/SDH requirements. The MTIE and maximum slope for clock output phase transients during clock switching with the Si5364 are given in Table 4 on page 11. These values fall significantly below the limits specified in the Telcordia GR-1244-CORE Requirements.

The characteristic of the phase transient specification is defined in Figure 11. The clock output phase step



Si5364-XC5

(t_{PT MTIE}) is the steady-state offset between preswitching and post-switching output phases. This specification applies to both the manual and automatic switch modes. The clock output phase step slope (M_{pt}) is defined as the rate of change of the output clock phase during transition. Its magnitude depends on the setting of the BWSEL[1:0] pins and whether the switching is triggered manually by users or automatically by Si5364 due to the changed input clocks. The maximum transient phase deviation $(t_{\text{PT MTIE MAX}})$ only applies to an automatic switch and is defined as the maximum transient phase disturbance on the output clock. This transient only occurs in the automatic mode due to the delay between the actual loss of the clock and when the LOS detection circuitry detects the loss. During the delay, the phase detector measures the phase change of the "lost" clock, and the DSPLL moves the output clock's phase accordingly. When the LOS circuitry flags the loss of the clock, Si5364 switches the reference to the alternate clock. Since the internal phase monitor circuitry preserves the phase difference before the event (loss of the original clock), the output phase is restored, and no excessive phase deviation is present.




Figure 11. Phase Transient Specification

2.6.2. Automatic Switching


The Si5364 provides automatic and manual control over which input clock drives the DSPLL. Automatic switching is selected when the AUTOSEL input is high. Automatic switching is either revertive (return to the default input after alarm conditions clear) or nonrevertive (remain with selected input until an alarm condition exists on the selected input).

The prioritization of clock inputs for automatic switching is CLKA, followed by CLKB, REF/CLKIN_F, and finally, digital hold mode. Automatic switching mode defaults to CLKIN_A at powerup, reset, or when in revertive mode with no alarms present on CLKIN_A. If a LOS or FOS alarm occurs on CLKIN_A and there are no active alarms on CLKIN_B, the device switches to CLKIN_B. If both CLKIN-A and CLKIN_B are alarmed and REF/ CLKIN_F is present and alarm-free, the device switches to REF/CLKN_F. If no REF/CLKIN_F is present and CLKIN_A and CLKIN_B are alarmed, the internal oscillator digitally holds its last value. If automatic mode is selected and DSBLFOS is active, automatic switching is not initiated in response to FOS alarms.

2.6.3. Revertive/Non-Revertive Switching

In automatic switching mode, an alarm condition on the selected input clock causes an automatic switch to the highest priority non-alarmed input available. Automatic switching is revertive or non-revertive, depending on the state of the RVRT input. In revertive mode, if an alarm condition on the currently-selected input clock causes a switch to a lower priority input clock, the Si5364 switches to the original clock input when the alarm condition is cleared. In revertive mode, the highest priority reference source that is valid is selected as the DSPLL input. In non-revertive mode, the current clock selection remains as long as the selected clock is valid even if alarms are cleared on a higher priority clock. Figure 12 provides state diagrams for revertive mode switching and for non-revertive mode switching.





Notes:

- Criteria to determine input switch: [A_fail, B_fail, LOS_F] where: A_fail = LOS_A or [FOS_A and (not LOS_F)], B_fail = LOS_B or [FOS_B and (not LOS_F)]
- When entering the DH_ACTV state, the previously asserted A_ACTV, B_ACTV, or F_ACTV flag remains asserted.

Figure 12. Si5364 State Diagram for Input Switching

2.6.4. Manual Switching

Manual switching is selected when the AUTOSEL input is low and is controlled by the MANCNTRL[1:0] inputs. When these inputs are set to manually select an input reference, the DSPLL circuitry locks to the selected clock. If the selected input is in a LOS alarm state, the PLL goes into digital hold mode. FOS alarms are declared according to device specifications but have no automatic effect on clock selection in manual mode. The MANCNTRL inputs are ignored when the AUTOSEL input is high.

2.6.5. Digital Hold of the PLL

In digital hold mode, the Si5364 digitally holds the internal oscillator at its last frequency value to provide a stable clock output frequency until an input clock is again valid. The clock maintains very stable operation in the presence of constant voltage and temperature. The

frequency accuracy specifications for digital hold mode are given in Table 4 on page 11.

2.6.6. Hitless Recovery from Digital Hold in Manual Switching Mode

When operating in manual switching mode with the Si5364 locked to the selected input clock signal, a loss of the input clock causes the device to automatically switch to digital hold mode. If the MANCNTRL[1:0] pins remain stable (the lost clock is still selected), when the input clock signal returns, the device performs a hitless transition from digital hold mode back to the selected input clock. That is, the device performs "phase build-out" to absorb the phase difference between the internal VCO clock operating in digital hold mode and the new/ returned input clock.

The hitless recovery feature can be disabled by asserting the FXDDELAY pin. When the FXDDELAY pin is high, the output clock is phase and frequency locked with a fixed-phase relationship to the input clock. Consequently, abrupt phase changes on the input clock will propagate through the device and cause the output to slew at the selected loop bandwidth until the original phase relationship is restored.

2.6.7. Clock Input to Clock Output Delay Adjustment (Pin Control)

The INCDELAY and DECDELAY pins adjust the phase of the Si5364 clock outputs. Adjustment is accomplished by driving a pulse (a transition from low to high and then back to low) into one of these pins as the other pin is held at a logic low level.

Each pulse on the INCDELAY pin adds a fixed delay to the Si5364's clock outputs. The amount of delay time is equal to twice the period of the 622 MHz output clock $(t_{DELAY} = 2/f_{O_{-}622})$.

Each pulse on the DECDELAY pin removes a fixed amount of delay from the Si5364's clock outputs. The fixed delay time is equal to twice the period of the 622 MHz output clock ($t_{DELAY} = 2/f_{O-622}$).

The frequency of the 622 MHz output clock ($f_{O_{622}}$) is nominally 32x the frequency of the input clock. The frequency of the 622 MHz output clock ($f_{O_{622}}$) is scaled according to the setting of the FEC[1:0] pins.

When the phase of the Si5364 clock outputs is adjusted using the INCDELAY and/or DECDELAY pins, the output clocks will typically begin to move within 2 μ s. However, they will move to the new phase setting at a rate of change that is determined by the setting of the BWSEL[1:0] pins.

Note: INCDELAY and DECDELAY are ignored when the Si5364 operates in digital hold (DH) mode.



2.6.8. Clock Input to Clock Output Delay Adjustment (Register Control)

The Si5364 can be placed in a special mode to externally adjust the device output clock phase. This mode of operation can be used to manually increment or decrement the output clock phase using internal device registers.

The Si5364 has two output phase adjust options: coarse phase adjust and fine phase adjust. Coarse phase adjust allows the clock output phase to be incremented or decremented in 3.22 ns steps, based on an output clock frequency of 622.08 MHz (step size = $2/f_{CLKOUT}$), by forcing the PLL feedback divider circuitry to spit or swallow clock cycles. Fine phase adjust is done by externally setting the value of the offset DAC in the phase detector. Fine phase adjust allows the clock output phase to be incremented or decremented in 100 ps steps, based on an output clock frequency of 622.08 MHz (step size = $1/(16 \times f_{CLKOUT}))$). Coarse phase adjust and fine phase adjust can be used together or separately.

Note: Hitless switching changes the values in the phase detector offset DACs. To use hitless switching in conjunction with register-controlled output phase adjust, always read the phase detector DAC values prior to incrementing or decrementing the phase of the output clocks.

Note: In this mode of operation, the state of FXDDELAY cannot be changed. Instead, the device remembers the last valid state of FXDDELAY and uses this setting for the entire time the device is in output phase adjust mode. For example, if FXDDELAY is tied low when the device enters output phase adjust mode, hitless recovery from digital hold is enabled during output phase adjust mode. If FXDDELAY is tied high when the device enters output phase adjust mode, hitless recovery from digital hold is disabled during output phase adjust mode. In either case, the output phase can be adjusted.

It takes two steps to manually adjust the device output clock phase. The first step, Register Read Out, is used to acquire the current phase detector value. The second step, Output Phase Increment/Decrement, is used to manually increment or decrement the DAC value, and write it back to the Si5364 to achieve the desired phase adjust. The MODE[2:0] pins determine whether the device is being used to read the phase detector DAC value or increment/decrement the output phase. Table 10 lists the device control pins and associated functions when the device is in output phase adjust mode.

Device Pin	I/O	Location	Normal Operation	Register Read Out	Output Phase INC/DEC
MODE[2]	I	C7	0	1	0
MODE[1]	I	C8	0	1	0
MODE[0]	I	C9	0	0	1
INCDELAY/t _{IN} [2]	I	C3	INCDELAY	READ	LOAD
DECDELAY/t _{IN} [1]	I	C4	DECDELAY	N/A	SDI
FXDDELAY/t _{IN} [0]	I	C5	FXDDELAY	ENVSEL	SCLKI
t _{OUT} [1]	0	B7	0	SDO	N/A
t _{OUT} [0]	0	B8	0	SCLKO	N/A

Table 10. Output Phase Adjust Control Pins



2.6.8.1. Step 1: Register Read Out

To read the phase detector DAC value, the MODE[2:0] pins must be set to 110. When configured to read this register value, the device operates normally except that a high level on the READ input signal causes the values of many of the internal digital registers to be periodically copied into parallel shadow registers. After a brief delay, the values in the shadow registers are serially shifted out through the serial data output pin, SDO, and synchronized to the serial clock output, SCLKO. The register read envelope is bounded by a four-bit preamble 0101. As long as

READ remains high, the internal registers are resampled and shifted out once every 256 cycles of

SCLKO. The complete I/O data format and timing for register readout is shown in Figure 6 on page 7.

During register read out, the SCLKO and SDO pins drive out a low value except when driving out the register read envelope. Once a readout sequence commences, the entire register read envelope is shifted out, regardless of any changes on READ. The ENVSEL signal should be set high to read the phase detector DAC value. The 119-bit READ register chain is defined as follows:

pdDACF Reserved po	IDACB Reserved	pdDACA	Reserved
[6:0] [3:0]	[6:0] [3:0]	[6:0]	[89:0]

The data contents of the register read envelope are shifted out from left to right.

2.6.8.2. Step 2: Output Phase Increment/Decrement

MODE[2:0] pins are set to 001 to write back the desired DAC codes. Serial clock and data inputs (SCLKI and SDI) are used to serially program a 27-bit chain of phase adjust registers. A parallel load signal (LOAD) is then used to drive the serially-programmed values into Table 11. Spit and Swallow Register

the phase offset (auto-zeroing) DAC and into the pulse spitting/swallowing circuitry. This allows external control of the phase offset DAC for fine output phase adjust and external control of the pulse spitting/swallowing circuitry for coarse phase adjust of the Si5364 output phase. Timing constraints for programming the Si5364 phase adjust registers and for loading in the new values are shown in Figure 6 on page 7. The 27-bit phase adjust register chain is defined as follows:

pdDACA	spitA	swallowA	pdDACB	spitB	swallowB	pdDACF	spitF	swallowF
[6:0]			[6:0]			[6:0]		

The register bits pdDACn[6:0] provide output phase increments as small as 100 ps. The spitn and swallown register bits provide coarse control of the Si5364 output phase, nominally 3.22 ns for a 622.08 MHz output clock.

This register chain is filled from left to right. The first bit to be serially shifted in is pdDACA[6], then pdDACA[5], then pdDACA[4], etc. A rising edge on SCLKI is required to program each bit into the output phase adjust register. It takes 27 rising edges of SCLKI to fully program the phase adjust register chain.

A rising edge on the LOAD signal will load the programmed values directly into the phase offset (autozeroing) DAC. If the spit or swallow register bits are programmed high, a rising edge on LOAD will cause the associated circuitry to spit or swallow a single 311 MHz (3.22 ns) pulse. To spit or swallow several pulses in a row, apply several consecutive pulses of LOAD. If both the spit and swallow register bits are programmed high, neither spit nor swallow functions will be performed. Table 11 shows the valid settings for the spit and swallow bits.

Tabla 1	1 Coit	and Swallas	v Dogiotor	Dit Confie	uration /f	- 600 MU-\
rable i	1. SDIL	and Swallov	v Redister			₆₂₂ = 622 MHz)
						022/

Spit	Swallow	Outcome
0	0	No phase adjust occurs
1	0	3.22 ns phase decrement
0	1	3.22 ns phase increment
1	1	No phase adjust occurs



The Si5364-XC5 has a special production test mode. This mode is entered when the mode select lines are set to MODE[2:0] = 111. If this happens during operation, the part is not guaranteed to meet data sheet specifications. Furthermore, because no application can guarantee that the state of all three mode select lines will switch simultaneously, the mode select lines should be changed one bit at a time. This process will ensure that the device never enters the state MODE[2:0]=111. Because the Si5364 samples the state of the mode select lines approximately every 210 ns, a delay of approximately 500 ns between states is recommended to ensure the device samples each state correctly.

An example of how this might be done is as follows:

To change from normal operation to the register read mode, the following sequence should be used: MODE[2:0] = 000, 100, 110.

To change from register read to the register write mode, use this sequence: MODE[2:0] = 110, 100, 000, 001.

While it is unlikely for any problems caused by this timing to occur, it is possible to inadvertently enter the mode 111 unless this procedure is followed.

The following steps illustrate a hypothetical output phase decrement sequence:

 Read the current device phase detector DAC values by setting MODE[2:0] to 110, setting ENVSEL high for the duration of the register read cycle, and pulsing READ high. Following the 4-bit preamble 0101, the device will return the contents of the 119-bit READ register. The following example assumes each phase detector DAC value is 1000000 and the part is locked to CLKIN_A. A read of the READ register would return:

1000000_xxxx_1000000_xxxx_1000000_xxx...

- Perform a coarse phase decrement on the device clock outputs. Set MODE[2:0] to 001 and use the serial clock input (SCLKI) and serial data input (SDI) to load the following values into the phase adjust register chain: 1000000_1_0_1000000_0_0_1000000_0_0
 Apply a single pulse to the parallel load pin (LOAD). This will cause the Si5364 phase detector to remove a fixed delay from the device clock outputs. The amount of delay removed from the clock outputs is equal to twice the period of a 622 MHz nominal clock (t_{DELAY} = 2/f_{0 622}), or 3.22 ns.
- 3. Read the current device phase detector DAC values by setting MODE[2:0] to 110, setting ENVSEL high for the duration of the register read cycle, and pulsing READ high. Following the 4-bit preamble 0101, the device will return the contents of the 119-bit READ register. The following example assumes each phase detector DAC value is 1000000 and the part is locked to CLKIN_A. A read of the READ register would return:

1000000_xxxx_1000000_xxxx_1000000_xxx...

4. Perform a fine phase decrement on the device clock outputs. Set MODE[2:0] to 001 and use the serial clock input (SCLKI) and serial data input (SDI) to load the following values into the phase adjust register chain: 1000001_0_0_1000000_0_0_1000000_0_0 Apply a single pulse to the parallel load pin (LOAD). This will cause the Si5364 phase detector to remove a fixed amount of delay from the device clock outputs. The amount of delay removed from the clock outputs is equal to 1/16th the period of a 622 MHz nominal clock ($t_{DELAY} = 1/(16 \times f_{0_622})$), or 100 ps.

The following steps illustrate a hypothetical output phase increment sequence:

- Read the current device phase detector DAC values by setting MODE[2:0] to 110, setting ENVSEL high for the duration of the register read cycle, and pulsing READ high. Following the 4-bit preamble 0101, the device will return the contents of the 119-bit READ register. The following example assumes each phase detector DAC value is 1000000 and the part is locked to CLKIN_A. A read of the READ register would return: 1000000 xxxx 1000000 xxxx 1000000 xxx...
- 2. Perform a coarse phase increment on the device clock outputs. Set MODE[2:0] to 001 and use the serial clock input (SCLKI) and serial data input (SDI) to load the following values into the phase adjust register chain: 1000000_0_1_1000000_0_0_1000000_0_0 Apply a single pulse to the parallel load pin (LOAD). This will cause the Si5364 phase detector to add a fixed amount of delay to the device clock outputs. The amount of delay added to the clock outputs is equal to twice the period of a 622 MHz nominal clock ($t_{DELAY} = 2/f_{O_622}$), or 3.22 ns.
- 3. Read the current device phase detector DAC values by setting MODE[2:0] to 110, setting ENVSEL high for the duration of the register read cycle, and pulsing READ high. Following the 4-bit preamble 0101, the device will return the contents of the 119-bit READ register. The following example assumes each phase detector DAC value is 1000000 and the part is locked to CLKIN_A. A read of the READ register would return:

1000000_xxxx_1000000_xxxx_1000000_xxx...

4. Perform a fine phase increment on the device clock outputs. Set MODE[2:0] to 001 and use the serial clock input (SCLKI) and serial data input (SDI) to load the following values into the phase adjust register chain: 0111111_0_0_1000000_0_0_100000_0_0 Apply a single pulse to the parallel load pin (LOAD). This will cause the Si5364 phase detector to add a fixed delay to the device clock outputs. The amount of delay added to the clock outputs is equal to 1/16th the period of a 622 MHz nominal clock

 $(t_{DELAY} = 1/(16 \text{ x f}_{O_{-622}}))$, or 100 ps.

For a coarse phase increment or decrement, the amount of delay time added or subtracted to the clock outputs is equal to twice the period of a nominal 622.08 MHz output clock, or 3.22 ns ($2 \times T_{622.08} = 3.22 \text{ ns}$). For a fine phase increment or decrement, the amount of delay time added or subtracted to the clock



outputs is equal to 1/16th the period of a nominal 622 MHz output clock, or 100 ps (1/16 x $T_{622.08}$ = 100 ps). The frequency of $f_{O_{-}622}$ is scaled according to the setting of the FEC[1:0] pins.

When the phase of the Si5364 clock outputs is adjusted using the output phase adjust mode, the output clocks will typically begin to move within 2 μ s. However, they will move to the new phase setting at a rate of change that is determined by the setting of the BWSEL[1:0] pins. For example, a higher loop bandwidth setting will cause the outputs to move to the new phase state more quickly than a lower bandwidth setting.

2.7. 8 kHz Frame Sync

The Si5364 FSYNC output provides a sync pulse output stream at an 8 kHz nominal rate. The frequency is derived by dividing down the VCO clock output frequency. The FSYNC output pulse stream is time aligned by providing a rising edge on the SYNCIN input pin. See Figure 3 on page 6. The FSYNC output is disabled when 255/238 FEC scaling of the clock output frequencies is selected or when the DSBLFSYNC input is active.

2.8. Reset

The Si5364 provides a Reset/Calibration pin, RSTN/ CAL, which resets the device and disables the outputs. When the RSTN/CAL pin is driven low, the internal circuitry enters into the reset mode, and all LVTTL outputs are forced into a high impedance state. Also, the CLKOUT_n+ and CLKOUT_n- pins are forced to a nominal CML logic LOW and HIGH respectively (See Figure 13). The FRQSEL_n[1:0] setting must be set to 01, 10, or 11 to enable this mode. This feature is useful for in-circuit test applications. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition and initiates self-calibration of the DSPLL. At the completion of self-calibration, the DSPLL begins to lock to the clock input signal.




Figure 13. CLKOUT_n± Equivalent Circuit, RSTN/CAL asserted LOW

2.9. PLL Self-Calibration

The Si5364 achieves optimal jitter performance by using self-calibration circuitry to set the VCO center frequency and loop gain parameters within the DSPLL. Internal circuitry generates self calibration automatically on powerup or after a loss-of-power condition. Selfcalibration can also be manually initiated by a low-tohigh transition on the RSTN/CAL input.

Self-calibration should be manually initiated after changing the state of the FEC[1:0] inputs. Whether manually initiated or automatically initiated at powerup, the self-calibration process requires the presence of a valid input clock.

If the self-calibration is initiated without a valid clock present, the device waits for a valid clock before completing the self-calibration. The Si5364 clock output is set to the lower end of the operating frequency range while the device waits for a valid clock. After the clock input is validated, the calibration process runs to completion, the device locks to the clock input, and the clock output shifts to its target frequency. Subsequent losses of the input clock signal do not require recalibration. If the clock input is lost following selfcalibration, the device enters digital hold mode. When the input clock returns, the device re-locks to the input clock without performing a self-calibration. During the calibration process, the output clock frequency is indeterminate and may jump as high as 5% above the final locked value.

2.10. Bias Generation Circuitry

The Si5364 uses an external resistor to set internal bias currents. The external resistor generates precise bias



currents that significantly reduce power consumption and variation compared with traditional implementations that use an internal resistor. The bias generation circuitry requires a 10 k Ω (1%) resistor connected between REXT and GND.

2.11. Differential Input Circuitry

The Si5364 provides differential inputs for the CLKIN_A, CLKIN_B, and REF/CLKIN_F clock inputs. These inputs are internally biased to a voltage of V_{ICM} (see Table 2 on page 8) and are driven by differential or single-ended driver circuits. The termination resistor is connected externally as shown.

2.12. Differential Output Circuitry

The Si5364 uses current mode logic (CML) output drivers to provide the clock outputs CLKOUT[3:0]. For single-ended operation, leave one CLKOUT line unconnected.

2.13. Power Supply Connections

The Si5364 incorporates an on-chip voltage regulator. The voltage regulator requires an external compensation circuit of one resistor and one capacitor to ensure stability in all operating conditions.

Internally, the Si5364 V_{DD33} pins are connected to the on-chip voltage regulator input, and the V_{DD33} pins also supply power to the device's LVTTL I/O circuitry. The V_{DD25} pins supply power to the core DSPLL circuitry and are also used for connection of the external compensation circuit.

The compensation circuit for the internal voltage regulator consists of a resistor and a capacitor in series between the V_{DD25} node and ground. In practice, if a capacitor is selected with an appropriate equivalent series resistance (ESR), the discrete series resistor can be eliminated. The target RC time constant for this combination is 15 to 50 µs. The capacitor used in the Si5364 evaluation board is a 33 µF tantalum capacitor with an ESR of 0.8 Ω . This gives an RC time constant of 26.4 µs and no discrete resistor is required. (See Figure 8 on page 16.) The Venkel part number, TA6R3TCR336KBR, is an example of a capacitor that meets these specifications.

To get optimal performance from the Si5364 device, the power supply noise spectrum must comply with the plot in Figure 14. This plot shows the power supply noise tolerance mask for the Si5364. The customer should provide a 3.3 V supply that does not have noise density in excess of the amount shown in the diagram. However, the diagram cannot be used as spur criteria for a power supply that contains single tone noise.

2.14. Design and Layout Guidelines

Precision clock circuits are susceptible to board noise and EMI. To take precautions against unacceptable levels of board noise and EMI affecting performance of the Si5364, consider the following:

- Use an isolated, local plane to connect the V_{DD25} pins. Avoid running signal traces over or below this plane without a ground plane in between.
- Route all I/O traces between ground planes as much as possible
- Maintain an input clock amplitude in the 200 mV_{PP} to 500 mV_{PP} differential range.

Excessive high-frequency harmonics of the input clock should be minimized. The use of filters on the input clock signal can be used to remove high-frequency harmonics.






Figure 14. Power Supply Noise Tolerance Mask



3. Pin Descriptions: Si5364




Figure 15. Si5364 Pin Configuration (Bottom View)



					Тор	/iew				
	1	2	3	4	5	6	7	8	9	10
А		BWSEL[0]	FEC[0]	MANCNTRL[0]	FOS_A	FOS_B	A_ACTV	B_ACTV	F_ACTV	DH_ACTV
В	AUTOSEL	BWSEL[1]	FEC[1]	MANCNTRL[1]	DSBLFOS	Rsvd_NC	tour[1]	tour[0]	SMC/S3N	CAL_ACTV
С	CLKIN_A-	CLKIN_A+	INCDELAY/ t _{IN} [2]	DECDELAY/ tin[1]	FXDDELAY/ t _{IN} [0]	Rsvd_NC	MODE[2]	MODE[1]	MODE[0]	RVRT
D	Rsvd_GND	Rsvd_GND	VSEL33	GND	GND	GND	GND	GND	GND	LOS_F
E	REF/CLKIN_F-	REF/CLKIN_F+	GND	VDD33	VDD33	VDD33	VDD25	VDD25	VDD25	LOS_B
F	Rsvd_GND	Rsvd_GND	GND	VDD33	VDD33	VDD33	VDD25	VDD25	VDD25	LOS_A
G	CLKIN_B+	CLKIN_B-	GND	VDD25	VDD25	VDD25	VDD25	VDD25	FRQSEL_4[0]	CLKOUT_4-
Н	SYNCIN	DSBLFSYNC	GND	GND	GND	GND	GND	VDD25	FRQSEL_4[1]	CLKOUT_4+
J	FSYNC	VALTIME	FRQSEL_1[0]	FRQSEL_1[1]	GND	FRQSEL_2[0]	FRQSEL_2[1]	VDD25	FRQSEL_3[1]	FRQSEL_3[0]
к	REXT	RSTN/CAL	CLKOUT_1-	CLKOUT_1+	GND	CLKOUT_2+	CLKOUT_2-	VDD25	CLKOUT_3-	CLKOUT_3+

Figure 16. Si5364 Pin Configuration (Transparent Top View)



Pin #	Pin Name	I/O	Signal Level	Description
C2 C1	CLKIN_A+ CLKIN_A-	I *	AC Coupled 200–500 mV _{PPD} (See Table 2)	System Clock Input A. One of three differential clock inputs selected by the DSPLL when generating the SONET/SDH compliant clock outputs. The frequencies of the Si5364 clock outputs are each a 1, 8, or 32x multiple of the fre- quency of the selected clock input. The multiplication ratio is selected using Frequency Select (FRQSEL) control pins associated with each clock output. An additional scaling factor of either 238/255 or 255/238 is selected for FEC operation using the FEC[1:0] control pins. The clock input frequency is nominally 19.44 MHz. The clock input frequency can be varied over the range indicated in Table 3 on page 9 to produce other output frequencies. CLKIN_A is the highest priority clock input during automatic switching mode operation.
G1 G2	CLKIN_B+ CLKIN_B-	 *	AC Coupled 200–500 mV _{PPD} (See Table 2)	System Clock Input B. One of three differential clock inputs selected by the DSPLL when generating the SONET/SDH compliant clock outputs. The frequencies of the Si5364 clock outputs are each a 1, 8, or 32x multiple of the fre- quency of the selected clock input. The multiplication ratio is selected using Frequency Select (FRQSEL) control pins associated with each clock output. An additional scaling factor of either 238/255 or 255/238 can be selected for FEC operation using the FEC[1:0] control pins. The clock input frequency is nominally 19.44 MHz. and can be varied over the range indicated in Table 3 on page 9 to produce other output frequencies. CLKIN_B is the second highest priority clock input during automatic switching mode operation.

Table 12. Pin Descriptions



E2 REF/CLKIN_ REF/CLKIN_		REF/CLKIN_F+	AC Coupled	
	-	REE/CLKIN E- I		Frequency Reference/Backup Clock Input.
F10 LOS_A				Used by the DSPLL as a frequency reference for determining the frequency accuracy of the CLKIN_A and CLKIN_B inputs. If the frequency offset of either the CLKIN_A or the CLKIN_B inputs relative to REF/CLKIN_F exceeds the selected frequency offset threshold, the corresponding Frequency Offset error flag (FOS_A or FOS_B) is asserted. The frequency offset threshold is selected with the SMC/S3N input. In automatic switching mode, Frequency Offset errors can cause switching of the input clock selection. (See AUTOSEL pin description.) If the REF/CLKIN_F signal is not present, the FOS_A and FOS_B error flags are generated, along with the LOS_F Loss-of-Signal error flag. The FOS_A and FOS_B error flags are ignored for the purposes of automatic switching in the presence of the LOS_F flag. The REF/CLKIN_F input can also be utilized as a third clock input that can be selected by the DSPLL in the generation of the SONET/SDH compliant clock outputs. When REF/CLKIN_F is input to the DSPLL rather than as a frequency accuracy reference for CLKIN_A and CLKIN_B, the FOS_A or FOS_B frequency offset error outputs can be disabled with the DSBLFOS control input. The multiplication ratio is selected using Frequency Select (FRQSEL) control pins associated with each clock output. An additional scaling factor of either 238/255 or 255/238 can be selected for FEC operation using the FEC[1:0] control pins.
	0	LOS_A	LVTTL	Loss-of-Signal (LOS) Alarm for CLKIN_A. Indicates that the Si5364 detects a missing pulse on the CLKIN_A clock input signal. The LOS alarm is cleared after either 100 ms or 13 s of valid CLKIN_A clock input signal, depending on the setting of the VALTIME control input.
E10 LOS_B	0	LOS_B	LVTTL	Loss-of-Signal (LOS) Alarm for CLKIN_B. See LOS_A.



Pin #	Pin Name	I/O	Signal Level	Description		
D10	LOS_F	0	LVTTL	Loss-of-Signal (LOS) Alarm for REF/CLKIN_F.		
				See LOS_A.		
A5	FOS_A	0	LVTTL	Frequency Offset (FOS) Alarm for CLKIN_A.		
				Active high output indicates that the frequency offse between CLKIN_A and REF/CLKIN_F exceeds the selectable frequency offset threshold. The offset threshold is selected by the SMC/S3N input. This output can be disabled with the DSBLFOS control input.		
A6	FOS_B	0	LVTTL	Frequency Offset (FOS) Alarm for CLKIN_B.		
B9	SMC/S3N	*	LVTTL	See FOS_A. SONET Minimum Clock/Stratum3-3E.		
				SONET Minimum Clock/Stratum3-3E. Sets the frequency offset threshold used to trigger the FOS_A and FOS_B alarm outputs. 0 = 9.2–16.6 ppm for Stratum 3/3E operation. 1 = 40–72 ppm for SONET Minimum Clock opera- tion.		
B5	DSBLFOS	*	LVTTL	Disable FOS.		
				When high, all frequency offset comparison and error generation functionality is disabled. When Disable FOS is active, the FOS_A and FOS_B outputs are low, and automatic switching is based only on loss- of-signal (LOS) status.		
A4	MANCNTRL[0]	*	LVTTL	Manual Switching Control.		
Β4	MANCNTRL[1]			Selects the input clock used by the DSPLL to gene ate the SONET/SDH clock outputs. Selection of dig tal hold mode locks the current state of the DSPLL and forces the DSPLL to continue generation of the output clocks with no additional phase or frequency information from the input clocks. The MANCNTRL inputs are internally deglitched to prevent inadverter clock switching during changes in the MANCNTRL state. The MANCNTRL[1:0] inputs are decoded as follow 00 = Manual selection of REF/CLKIN_F. 01 = Manual selection of CLKIN_B. 10 = Manual selection of CLKIN_A. 11 = Digital hold mode. The MANCNTRL inputs are ignored when the AUTO SEL input is high.		



Pin #	Pin Name	I/O	Signal Level	Description
B1	AUTOSEL	*	LVTTL	Automatic Switching Mode Select.
				When 1, the clock input used by the DSPLL to gener- ate the SONET/SDH clock outputs is selected auto- matically. The automatic switching mode initially selects the highest priority clock available, with the priorities indicated below: CLKIN_A: Highest Priority CLKIN_B: Second Highest Priority REF/CLKIN_F: Lowest Priority If the selected input clock fails because of an LOS or FOS alarm condition, the next lower priority clock that is available is selected. If an input clock that has a higher priority than the currently-selected clock becomes available, the higher priority clock is selected only if RVRT is active. If RVRT is not active, automatic switching to a higher priority clock is disabled.
A7	A_ACTV	0	LVTTL	CLKIN_A is Active. Active high output indicates that CLKIN_A is selected as the clock input to the DSPLL. The DH_ACTV output takes precedence over this signal as an indicator of the DSPLL clock input sta- tus. When this output is high and the DH_ACTV out- put is low, CLKIN_A is being used by the DSPLL to generate the SONET/SDH compatible output clocks. When this output is high and the DH_ACTV output is high, CLKIN_A is selected, but the DSPLL is in digi- tal hold mode. See DH_ACTV.
A8	B_ACTV	0	LVTTL	CLKIN_B is Active.
				Active high output indicates that CLKIN_B is selected as the clock input to the DSPLL. The DH_ACTV output takes precedence over this signal as an indicator of the DSPLL clock input sta- tus. When this output is high and the DH_ACTV out- put is low, CLKIN_B is being used by the DSPLL to generate the SONET/SDH compatible output clocks. When this output is high and the DH_ACTV output is high, CLKIN_B is selected, but the DSPLL is in digital hold mode. See DH_ACTV.



Pin #	Pin Name	I/O	Signal Level	Description
A9	F_ACTV	0	LVTTL	REF/CLKIN_F is Active. Active high output indicates that REF/CLKIN_F is selected as the clock input to the DSPLL. The DH_ACTV output takes precedence over this signal as an indicator of the DSPLL clock input status. When this output is high and the DH_ACTV output is low, REF/CLKIN_F is being used by the DSPLL to generate the SONET/SDH compatible output clocks. When this output is high and the DH_ACTV output clocks. When this output is high, REF/CLKIN_F is selected but the DSPLL is in digital hold mode. Refer to DH_ACTV.
A10	DH_ACTV	0	LVTTL	Digital Hold Mode Active. Active high output indicates that the DSPLL is in digital hold mode. Digital hold mode locks the curren state of the DSPLL and forces the DSPLL to continue generation of the output clocks with no additional phase or frequency information from the input clocks.
C10	RVRT	 *	LVTTL	Revertive Switching. Selects the revertive switching mode during auto- matic switching operation. If this input is high during automatic switching, the revertive switching mode is selected. The highest priority reference source that is valid is selected as the DSPLL reference source. See AUTOSEL pin description. During manual mode of operation, this input has no effect.
K2	RSTN/CAL	 *	LVTTL	Reset/Calibrate. When low, the internal circuitry enters the reset mode and all LVTTL outputs are forced into a high-imped- ance state. Also, the CLKOUT+ and CLKOUT– pins are forced to a nominal CML logic LOW and HIGH respectively. This feature is useful for in-circuit test applications. A low-to-high transition on RSTN/CAL initializes all digital logic to a known condition, enables the device outputs, and initiates self-calibration of the DSPLL. At the completion of self-calibration, the DSPLL begins to lock to the selected clock input signal.



vel Description
Differential Clock Output 1.
High-frequency output clock derived from the selected reference source (CLKIN_A, CLKIN_B, or REF/CLKIN_F) or from Digital hold mode. The frequencies of the Si5364 clock outputs are each 1, 8, or 32x multiple of the frequency of the selected clock input. The multiplication ratio is selected using Frequency Select (FRQSEL) control pins associated with each clock output. An additional scaling factor of either 238/255 or 255/238 can be selected for FEC operation using the FEC[1:0] con- trol pins.
Differential Clock Output 2.
See CLKOUT_1.
Differential Clock Output 3.
See CLKOUT_1.
Clock Output 4.
See CLKOUT_1.
Frequency Select—Clock Out 1.
 Selects the multiplication factor between the frequency of the selected clock input and the frequency of the clock output. The FRQSEL_1[1:0] inputs are decoded as follows: 00 = Clock Driver Power Down. 01 = 1x multiplication (19.44 MHz output typical). 10 = 8x multiplication (155.52 MHz output typical). 11 = 32x multiplication (622.08 MHz output typical). The clock output multiplication ratios can be scaled additionally by a factor of 255/238 or 238/255 for FEC operation. See FEC[1:0] pin description.
Frequency Select—Clock Out 2. See FRQSEL_1[1:0].
Frequency Select—Clock Out 3.
See FRQSEL_1[1:0].
Frequency Select—Clock Out 4.
See FRQSEL_1[1:0].
 Frame Sync Clock. Nominally 8 kHz based on a 19.44 MHz reference. The 8 kHz frame sync is disabled when 255/238 FEC scaling of the clock output frequencies is selected. See FEC[1:0] pin description.
err





Pin #	Pin Name	I/O	Signal Level	Description
H1	SYNCIN	*	LVTTL	Synchronization Input for Frame Sync Clock. Allows time alignment/realignment of the FSYNC output clock. A rising edge on the SYNCIN input forces alignment of the FSYNC output clock stream
H2	DSBLFSYNC	*	LVTTL	Disable the FSYNC Clock Output.
				When high, the output driver for the FSYNC pin is disabled.
A3	FEC[0]	*	LVTTL	Forward Error Correction (FEC) Selection.
В3	FEC[1]			Enable or disable scaling of the input-to-output fre quency multiplication factor for FEC clock rate cor patibility. The multiplication ratios and associated frequency ranges for the Si5364 clock outputs are set by the FRQSEL pins associated with each clock output. Additional scaling by a factor of either 255/238 or 238/255 can be applied to all active outputs as ind cated below. The FEC[1:0] inputs are decoded as follows: 00 = No FEC scaling, FSYNC enabled. 01 = 255/238 FEC scaling for all clock outputs, FSYNC disabled. 10 = 238/255 FEC scaling for all clock inputs, FSYNC enabled. 11 = Reserved. The FSYNC output is disabled when FEC[1:0] = 0
A2	BWSEL[0]	*	LVTTL	Bandwidth Select.
B2	BWSEL[1]			The BWSEL[1:0] pins set the bandwidth of the loo filter within the DSPLL to 3200 Hz, 800 Hz, or 6400 Hz as indicated below. 00 = 3200 Hz 01 = 1600 Hz 10 = 800 Hz 11 = 6400 Hz
B10	CAL_ACTV	0	LVTTL	Calibration Mode Active.
				Is driven high during the DSPLL self-calibration ar the subsequent initial lock acquisition period.
1–2, F1–2	Rsvd_GND		LVTTL	Reserved—Tie to Ground.
				Must be tied to GND for normal operation.
B6, C6	Rsvd_NC	_	LVTTL	Reserved—No Connect.
	—			Must be left unconnected for normal operation.



Pin #	Pin Name	I/O	Signal Level	Description
J2	VALTIME	*	LVTTL	Clock Validation Time for LOS and FOS.
				VALTIME sets the clock validation times for recovery from an LOS or FOS alarm condition. When VAL- TIME is high, the validation time is approximately 13 s. When VALTIME is low, the validation time is approximately 100 ms.
D3	VSEL33	*	LVTTL	Select 3.3 V V _{DD} Supply.
				This is an enable pin for the internal regulator. To enable the regulator, connect this pin to the V_{DD33} pins.
E4–6, F4–6	V _{DD33}	V _{DD}	Supply	3.3 V Supply.
				3.3 V power is applied to the V_{DD33} pins. Typical supply bypassing/decoupling for this configuration is indicated in the typical application diagram for 3.3 V supply operation.
E7–9, F7–9,	V _{DD25}	V _{DD}	Supply	2.5 V Supply.
G4–8, H8, J8, K8				These pins provide a means of connecting the compensation network for the on-chip regulator.
D4–9, E3,	GND	GND	Supply	Ground.
F3, G3, H3– 7, J5, K5				Must be connected to system ground. Minimize the ground path impedance for optimal performance of the device.
K1	REXT	*	Analog	External Biasing Resistor.
				Establishes bias currents within the device. This pin must be connected to GND through a 10 k Ω (1%) resistor.
C7	MODE[2]	I	LVTTL	Mode Select.
C8	MODE[1]			Used to enable output phase adjust mode
C9	MODE[0]			(output phase adjust register control).
	TL inputs on the Si if the input is not d			ulldown mechanism that causes the input to default to a logic



Pin #	Pin Name	I/O	Signal Level	Description
C3	INCDELAY	*	LVTTL	Increment Output Phase Delay.
				The INCDELAY and DECDELAY pins can adjust the phase of the Si5364 clock outputs. Adjustment is accomplished by driving a pulse (a transition from low to high and then back to low) into one of the pins while the other pin is held at a logic low level.
				Each pulse on the INCDELAY pin adds a fixed delay to the Si5364's clock outputs. The fixed delay time is equal to twice the period of the 622 MHz output clock ($t_{DELAY} = 2/f_{0_{-}622}$). The frequency of the 622 MHz output clock ($\overline{f}_{0_{-}622}$) is nominally 32x the frequency of the input clock. The frequency of the 622 MHz output clock (fo_622) is scaled additionally according to the setting of the FEC[1:0] pins.
				When the phase of the Si5364 clock outputs is adjusted using the INCDELAY and/or DECDELAY pins, the output clock moves to its new phase setting at a rate of change that is determined by the setting of the BWSEL[1:0] pins.
				Note: INCDELAY is ignored when the Si5364 is operating in digital hold (DH) mode.
	t _{IN} [2]			Read Register (Register Read Out).
	t _{IN} [2]			This pin should be held high to shift the phase detec- tor DAC values out of the device (output phase adjust register control). Load Phase Offset (Output Phase INC/DEC).
				A rising edge on this signal loads data from the phase adjust registers into the phase offset circuitry (output phase adjust register control).
	TTL inputs on the Site if the input is not di			ulldown mechanism that causes the input to default to a logic



DECDELAY	I*	LVTTL	Decrement Output Phase Delay. The INCDELAY and DECDELAY pins can adjust the phase of the Si5364 clock outputs. Adjustment is accomplished by driving a pulse (a transition from low to high and then back to low) into one of the pins while the other pin is held at a logic low level. Each pulse on the DECDELAY pin removes a fixed delay from the Si5364's clock outputs. The fixed delay time is equal to twice the period of the 622 MHz output clock ($t_{DELAY} = 2/f_{0_622}$). The frequency of the 622 MHz output clock (f_0 622) is nominally 32x
			phase of the Si5364 clock outputs. Adjustment is accomplished by driving a pulse (a transition from low to high and then back to low) into one of the pins while the other pin is held at a logic low level. Each pulse on the DECDELAY pin removes a fixed delay from the Si5364's clock outputs. The fixed delay time is equal to twice the period of the 622 MHz output clock ($t_{DELAY} = 2/f_{0}$ 622). The frequency
			delay from the Si5364's clock outputs. The fixed delay time is equal to twice the period of the 622 MHz output clock ($t_{DELAY} = 2/f_{0_{-}622}$). The frequency
			the frequency of the input clock. The frequency of the 622 MHz output clock (fo_622) is scaled additionally according to the setting of the FEC[1:0] pins.
			When the phase of the Si5364 clock outputs is adjusted using the INCDELAY and/or DECDELAY pins, the output clock moves to its new phase setting at a rate of change that is determined by the setting of the BWSEL[1:0] pins.
t. [1]	1		Note: INCDELAY is ignored when the Si5364 is operating in digital hold (DH) mode.
t _{IN} [1]			Serial Data Input (Output Phase INC/DEC). Input pin for transferring data into the phase adjust registers (output phase adjust register control).
t _{OUT} [0]			Serial Clock Output (Register Read Out). A rising edge on this pin shifts data from the device registers to the serial data output pin (t _{OUT} [1]) (output phase adjust register control).
t _{OUT} [1]			Serial Data Output (Register Read Out). Output pin for transferring data out of the device registers (output phase adjust register control).
	t _{OUT} [1] inputs on the Si5	t _{OUT} [0] t _{OUT} [1] inputs on the Si5364 device	t _{OUT} [0]



Pin #	Pin Name	I/O	Signal Level	Description
C5	FXDDELAY	*	LVTTL	Fixed Delay Control.
				Active high input that fixes the clock input to clock output phase relationship to a constant value. When this pin is high and the device is operating in manual select mode (AUTOSEL = 0), hitless recovery from digital hold is disabled, and the input to output phase relationship will remain fixed as long as the MANCNTRL[1:0] pins remain unchanged.
				This feature is useful in applications that utilize a single clock source and require a known input-to- output phase relationship. The FXDDELAY input is ignored when AUTOSEL is high.
	t _{IN} [0]			Envelope Select (Register Read Out). This pin must be held high to read the value of the phase detector DAC (output phase adjust register control).
	t _{IN} [0]			Serial Clock Input (Output Phase INC/DEC). A rising edge on this pin drives serial data from t_{IN} [1] into the phase adjust registers (output phase adjust register control).
	TTL inputs on the Si te if the input is not d		•	Ildown mechanism that causes the input to default to a logic



4. Ordering Guide

Part Number	Package	Temperature Range
Si5364-G-XC5	99-Ball CBGA (Prior Revision) RoHS-5	–40 to 85 °C
Si5364-H-XL5	99-Ball PBGA (Current Revision) RoHS-5	–40 to 85 °C
Si5364-H-ZL5	99-Ball PBGA (Current Revision) RoHS-6	–40 to 85 °C



5. Package Outline

Figure 17 illustrates the package details for the Si5364-XC5. Table 13 lists the values for the dimensions shown in the illustration.




Figure 17. 99-Ball Plastic Ball Grid Array (PBGA)

Symbol	Min	Nom	Max		Symbol	Min	Nom	Max
А	1.35	1.52	1.69		E1		9.00 BSC	
A1	0.40	0.50	0.60		е		1.00 BSC	
A2	0.45	0.49	0.53		S		0.50 BSC	
A3	0.50	0.53	0.56		aaa		0.10	
b	0.50	0.60	0.70		bbb		0.10	
D	11.00 BSC				CCC		0.12	
E	11.00 BSC				ddd		0.15	
D1		9.00 BSC			eee		0.08	

Table 13. Package Diagram Dimensions (mm)

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC outline MO-192, variation AAC-1.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



6. 11x11 mm PBGA Card Layout



Symbol	Min	Nom	Мах
Х	0.40	0.45	0.50
C1	9.00		
C2	9.00		
E1	1.00		
E2	1.00		

Notes:

General

- **1.** All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on the IPC-7351 guidelines.

Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1.

Card Assembly

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification for Small Body Components.



DOCUMENT CHANGE LIST

Revision 1.0 to Revision 1.1

Updated "5. Package Outline" on page 42.

Revision 1.1 to Revision 1.2

- Table 10 on page 22 updated.
- Table 11 on page 23 updated.
- "2.6.8.2. Step 2: Output Phase Increment/ Decrement" on page 23 updated.

Revision 1.2 to Revision 1.3

- Updated "4. Ordering Guide" on page 41.
- Updated "5. Package Outline" on page 42.
- Updated "6. 11x11 mm PBGA Card Layout" on page 43.



NOTES:



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Email: Clockinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc. Other products or brand names mentioned herein are trademarks or registered trademarks of their respective holders.

