1048576-BIT(131072-WORD BY 8-BIT)
CMOS ONE TIME PROGRAMMABLE ROM

WDESCRIPTION

The Mitsubishi M5M27C101P, FP, J, VP, RV-15 are highspeed 1048576- bit one time programmable read only memories. They are suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C101P, FP, J, VP, RV-15 are fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and are available in 32 pin plastic packages (DIP, SOP, PLCC) and 40 pin plastic packages (TSOP).

FEATURES

- 131072 word × 8 bit organization
- ● Package
 DIP
 M5M27C101P-15

 SOP (525mil)
 M5M27C101FP-15

 PLCC
 M5M27C101J-15


 TSOP
 M5M27C101VP-15


 TSOP (Reverse)
 M5M27C101RV-15
- Two line control OE, CE
- Low power current (lcc) : Active ··········50mA (max.)

 Stand-by·······1mA (max.)
- Single 5V power supply (read operation)
 Programming voltage12.5V
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP, PLCC, Pin compatible with 1Mbit EPROM
- Byte programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment





1048576-BIT(131072-WORD BY 8-BIT)
CMOS ONE TIME PROGRAMMABLE ROM

FUNCTION

Read

Set the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ terminals to the read mode (low level). Low level input to $\overline{\text{CE}}$ and $\overline{\text{OE}}$ and address signals to the address inputs (Ao \sim A16) make the data contents of the designated address location available at the data input/output (Do \sim D7). When the $\overline{\text{CE}}$ or $\overline{\text{OE}}$ signal is high, data input/output are in a floating state.

When the CE signal is high, the device is in the stand-by mode or power-down mode.

Programming

(Byte programming algorithm)


The M5M27C101P, FP, J, VP, RV-15 enter the byte programming mode when 12.5V is supplied to the VPP power supply input, $\overline{\text{CE}}$ is at low level and $\overline{\text{OE}}$ is at high level. A location is designated by address signals (A0~A16), and the data to be programmed must be applied at 8-bits in parallel to the data inputs (D0~D7). In this state, byte programming is completed when $\overline{\text{PGM}}$ is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C101P, FP, J, VP, RV -15 allow 4 bytes of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is A2 through A16 must not change. At first, the M5M27C101P, FP, J, VP, RV -15 enter the page data latch mode when VPP = 12.5V, $\overline{\text{CE}}$ = "H", $\overline{\text{OE}}$ = "L" and $\overline{\text{PGM}}$ = "H". The four locations in same page are designated by address signals (Ao, A1 change) and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs (Do~D7). In this state, the data (4-bytes) latch is completed. Then the M5M27C101P, FP, J, VP, RV-15 enter the page programming mode when $\overline{\text{OE}}$ = "H". In this state, page (4-bytes) programming is completed when $\overline{\text{PGM}}$ = "L".

Erase

The M5M27C101P, FP, J, VP, RV - 15 cannot be erased, because they are packaged in plastic without in plastic transparent lid.





1048576-BIT(131072-WORD BY 8-BIT) CMOS ONE TIME PROGRAMMABLE ROM

MODE SELECTION

Pins	CE	ŌĒ	PGM	VPP	Vcc	Data I/O
Read	VIL	VIL	Χ*	5V	5V	Data out
Output disable	VIL	ViH	х.	5V	5V	Floating
Stand-by (Power down)	ViH	X*	X*	5V	5V	Floating
Byte program	VIL	ViH	VIL	12.5V	6V	Data in
Program verify	VIL	VIL	ViH	12.5V	6٧	Data out
Page data latch	VIH	VIL	ViH	12.5V	6V	Data in
Page program	ViH	ViH	VIL.	12.5V	6V	Floating
	VIL	VIL	VIL	12.5V	6V	
Daniel Inklair	VIL	ViH	ViH	12.5V	6V	Floating
Program inhibit	ViH	VIL	VIL	12.5V	6٧	rioating
	ViH	ViH	ViH	12.5V	6V]

^{*:} X can be either VIL or VIH.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Parameter Conditions		Unit
VII	All input or output voltage except Vpp · As		- 0.6~7	V
V ₁₂	VPP supply voltage	With respect to Ground	- 0.6~14.0	V
Vıз	As supply voltage		- 0.6~13.5	V
Topr	Operating temperature		- 10~80	ಌ
Tstg	Storage temperature	-	- 65~150	°C

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10 %, Vpp = Vcc, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
	l Parameter	rest conditions	Min	Typ	Max	Unit
ILI	Input leakage current	V _{IN} = 0~V _{CC}	T		10	μА
lLO	Output leakage current	Vout = 0~Vcc			10	μΑ
lpp1	VPP current read/stand-by	V _{PP} = 5.5V		1	100	μА
Ise1	Van a seed by	ČE = Vih			1	mΑ
ISB2	Vcc current stand-by	ČE ≠ Vcc		1	100	μА
Icc1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\overline{CE} = \overline{OE} = V_{IL}$, DC, fout = 0mA			50	mΑ
Icc2	Vcc current Active	CE = VIL, f = 6.7MHz, lout = 0mA			50	mA
VIL	Input low voltage		- 0.1		0.8	٧
VIH	Input high voltage		2.0		V∞ + 1	٧
Vol	Output low voltage	IoL = 2.1mA			0.45	V
Vон	Output high voltage	IoH = - 400 μ A	2.4			٧

Note 2: Typical values are at Ta = 25°C and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = $0 \sim 70 \, \text{C}$, Vcc = $5 \text{V} \pm 10 \, \text{M}$, Vpp = Vcc, unless otherwise noted)

Symbol	D	Test conditions		Limits			
	Parameter	rest conditions	Min	Тур	Max	Unit	
ta (AD)	Address to output delay	CE = OE = VIL			150	ns	
ta (CE)	ČE to output delay	OE = VIL			150	ns	
ta (OE)	Output enable to output delay	ČË = V _{IL}			60	ns	
tDF	Output enable high to output float	ČĒ = Vil	0		50	ns	
tон	Output hold from CE, OE or address		0_			ns	

Note 3: VCC must be applied simultaneously VPP and removed simultaneously VPP.


CAPACITANCE

Complete		Test conditions		Unit	
Symbol	l Parameter	l BSC CONDITIONS	Min Typ Max	Onit	
Cin	Input capacitance (Address, CE, OE, PGM)	Ta = 25°C, f = 1MHz,V _I = Vo = 0V		10	ρF
Cout	Output capacitance	18 = 25 C, 1 = 1MHz, VI = V0 = 0V		15	pF



1048576-BIT(131072-WORD BY 8-BIT) CMOS ONE TIME PROGRAMMABLE ROM

AC WAVEFORMS



PROGRAM OPERATION BYTE PROGRAMMING ALGORITHM

First set $V_{CC}=6V$, $V_{PP}=12.5V$ and then set an address to first address to be programmed. After applying 0.2ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = 6V ± 0.25V, VPP = 12.5V ± 0.3V, unless otherwise noted)

	December	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit	
1LI	Input leakage current	VIN = 0~VCC			10	μА	
Vol	Output low voltage (verify)	loL = 2.1mA			0.45	٧	
Vон	Output high voltage (verify)	Юн = − 400 μ А	2.4			٧	
VIL	Input low voltage		- 0.1		0.8	٧	
ViH	Input high voltage		2.0		Vcc	٧	
Icc	Vcc supply current				50	mA	
[pp	VPP supply current	CE = PGM = VIL			50	mA	


AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5 \, ^{\circ}\text{C}$, $V_{\text{CC}} = 6\text{V} \pm 0.25\text{V}$, $V_{\text{PP}} = 12.5\text{V} \pm 0.3\text{V}$, unless otherwise noted)

	D	T		Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE setup time		2			μs	
tos	Data setup time		2			μs	
tah	Address hold time		0			μs	
tрн	Data hold time		2			μs	
tDFP	Chip enable to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
tvps	VPP setup time		2			μs	
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width		0.19		5.25	ms	
tces	CE setup time		2			μs	
toE	Data valid from OE				150	ns	


Note 4: VCC must be applied simultaneously VPP and removed simultaneously VPP.



1048576-BIT(131072-WORD BY 8-BIT)
CMOS ONE TIME PROGRAMMABLE ROM



Input voltage: V_{IL} = 0.45V, V_{IH} = 2.4V
Input rise and fall times (10 %~90 %): ≦ 20ns
Reference voltage at timing measurement: Input, Output
"L" = 0.8V, "H" = 2V




1048576-BIT(131072-WORD BY 8-BIT) CMOS ONE TIME PROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set Vcc = 6V, Vpp = 12.5V and then set an address to first page address to be programmed. After data of 4bytes are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with Vcc = VPP = 5V.

PAGE PROGRAMMING ALGORITHM FLOW CHART





1048576-BIT(131072-WORD BY 8-BIT) CMOS ONE TIME PROGRAMMABLE ROM

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, Vcc = $6V \pm 0.25V$, Vpp = $12.5V \pm 0.3V$, unless otherwise noted)


Completed.	D	Test conditions		Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
lu	Input leakage current	VIN = OV~VCC			10	μA	
Vol	Output low voltage (verify)	IoL = 2.1mA			0.45	٧	
Voн	Output high voltage (verify)	Іон = − 400 μ А	2.4			V	
VIL	Input low voltage		- 0.1		0.8	٧	
Viн	Input high voltage		2.0		Vcc	٧	
lcc	Vcc supply current				50	mA	
IPP	VPP supply current	PGM = VIL			100	mΑ	

AC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 %, Vcc = 6V ± 0.25V, Vpp = 12.5V ± 0.3V, unless otherwise noted)

	Parameter	Total constitution		Limits			
Symbol		Test conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE setup time		2			μs	
tos	Data setup time		2			μs	
tah	Address hold time		0			μS	
tahl	Address hold time		2			μS	
tон	Data hold time		2			μs	
tDFP	OE to output float delay		0		130	ns	
tvcs	Vcc setup time		2			μs	
tvps	VPP setup time		2			μS	
tew	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width		0.19		5.25	ms	
tces	ČE setup time		2			μs	
toE	Data valid from OE				150	ns	
tLW	Data latch time		1			μs	
tPGMS	PGM setup time		2			μs	
tceh	CE hold time		2			μs	
tоен	OE hold time		2			μs	

Note 5: VCC must be applied simultaneously VPP and removed simultaneously VPP.

AC WAVEFORMS



1048576-BIT(131072-WORD BY 8-BIT)
CMOS ONE TIME PROGRAMMABLE ROM

DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the OTP ROM that identifies the manufacturer and device type.

The PROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C101P,FP,J,VP,RV-15 DEVICE IDENTIFIER CODE

Code Pin	Ao	D7	D ₆	D ₅	D4	Dз	D ₂	D1	Do	Hex Data
Manufacturer code	VIL	0	0	0	1	1	1	0	0	1C
Device code	Viн	1	0	0	0	0	0	1	1	83

Note 6: A9 = 12.0V ± 0.5V

A1 \sim A8, A10 \sim A16, \overline{CE} , \overline{OE} = VIL, \overline{PGM} = VIH VCC = VPP = 5V ± 10%,

RECOMMENDED SCREENING CONDITION

The following screening test is recommended before using.

