

## KMM5321000CV/CVG Fast Page Mode 1Mx32 DRAM SIMM, 5V

### GENERAL DESCRIPTION

The Samsung KMM5321000CV is a 1M bit x 32 Dynamic RAM high density memory module. The Samsung KMM5321000CV consists of eight CMOS 1Mx4bit DRAMs in 20-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM5321000CV is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

### FEATURES

- Performance Range:
 

	tRAC	tCAC	tRC
KMM5321000CV - 5	50ns	15ns	90ns
KMM5321000CV - 6	60ns	15ns	110ns
KMM5321000CV - 7	70ns	20ns	130ns
KMM5321000CV - 8	80ns	20ns	150ns
- Fast Page Mode Operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V±10% power supply
- 1024 cycles/16 ms refresh
- JEDEC standard PDPin & pinout
- PCB : Height (1000 mil), single sided component

### PIN CONFIGURATIONS

Pin	Symbol	Pin	Symbol
1	Vss	37	NC
2	DQ0	38	NC
3	DQ16	39	Vss
4	DQ1	40	CAS0
5	DQ17	41	CAS2
6	DQ2	42	CAS3
7	DQ18	43	CAS1
8	DQ3	44	RAS0
9	DQ19	45	NC
10	Vcc	46	NC
11	NC	47	W
12	A0	48	NC
13	A1	49	DQ8
14	A2	50	DQ24
15	A3	51	DQ9
16	A4	52	DQ25
17	A5	53	DQ10
18	A6	54	DQ26
19	NC	55	DQ11
20	DQ4	56	DQ27
21	DQ20	57	DQ12
22	DQ5	58	DQ28
23	DQ21	59	Vcc
24	DQ6	60	DQ29
25	DQ22	61	DQ13
26	DQ7	62	DQ30
27	DQ23	63	DQ14
28	A7	64	DQ31
29	NC	65	DQ15
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	NC	69	PD3
34	RAS2	70	PD4
35	NC	71	NC
36	NC	72	Vss

### PIN NAMES


A0 - A9	Address Inputs
DQ0 - DQ31	Data In/Out
W	Read/Write Input
RAS0 - RAS2	Row Address Strobe
CAS0 - CAS3	Column Address Strobe
PD1 - PD4	Presence Detect
Vcc	Power(+5V)
Vss	Ground
NC	No Connection

### PRESENCE DETECT PINS (Optional)

Pin	50NS	60NS	70NS	80NS
PD1	Vss	Vss	Vss	Vss
PD2	Vss	Vss	Vss	Vss
PD3	Vss	NC	Vss	NC
PD4	Vss	NC	NC	Vss

\*Pin Connection Changing Available

### PIN CONNECTIONS (Front View)





SAMSUNG ELECTRONICS CO.Ltd. reserves the right to change products and specifications without notice.

# DRAM MODULE

# 4 Mega Byte

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS \*

Item	Symbol	Rating	Unit
Voltage on any pin relative to Vss	VIN,VOUT	-1 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1 to +7.0	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	Pd	4.8	W
Short Circuit Output Current	IOS	50	mA

\* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, Ta = 0 to 70 °C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.4	-	Vcc+1	V
Input Low Voltage	VIL	-1.0	-	0.8	V

## DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Part No	Symbol	Min	Max	Unit
Operating Current * (RAS, CAS, Address cycling @tRC=min.)	KMM5321000CV - 5	ICC1	-	680	mA
	KMM5321000CV - 6		-	600	mA
	KMM5321000CV - 7		-	520	mA
	KMM5321000CV - 8		-	440	mA
Standby Current (RAS=CAS=W=VIH)		ICC2	-	16	mA
RAS Only Refresh Current * (CAS= VIH, RAS cycling @tRC =min.)	KMM5321000CV - 5	ICC3	-	680	mA
	KMM5321000CV - 6		-	600	mA
	KMM5321000CV - 7		-	520	mA
	KMM5321000CV - 8		-	440	mA
Fast Page Mode Current * (RAS=VIL, CAS cycling : tPC=min.)	KMM5321000CV - 5	ICC4	-	520	mA
	KMM5321000CV - 6		-	440	mA
	KMM5321000CV - 7		-	360	mA
	KMM5321000CV - 8		-	280	mA
Standby Current (RAS=CAS=W=Vcc-0.2V)		ICC5	-	8	mA
CAS-Before-RAS Refresh Current * (RAS and CAS cycling @tRC =min.)	KMM5321000CV - 5	ICC6	-	680	mA
	KMM5321000CV - 6		-	600	mA
	KMM5321000CV - 7		-	520	mA
	KMM5321000CV - 8		-	440	mA
Input Leakage Current (Any input 0 ≤ VIN ≤ Vcc+0.5V, all other pins not under test = 0 V.)		II(L)	-80	80	µA
Output Leakage Current (Data out is disabled, 0V ≤ Vout ≤ Vcc)		IO(L)	-10	10	µA
Output High Voltage Level (IOH = - 5mA)		VOH	2.4	-	V
Output Low Voltage Level (IOL = 4.2mA)		VOL	-	0.4	V

\* NOTE : ICC1,ICC3,ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1 and ICC3, address can be changed maximum two times while RAS=VIL. In ICC4, address can be changed maximum once within one page mode cycle .

## CAPACITANCE (Ta = 25 °C, f=1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance [A0-A9]	CIN1	-	64	pF
Input capacitance [W]	CIN2	-	70	pF
Input capacitance [RAS0, RAS2]	CIN3	-	42	pF
Input capacitance [CAS0 - CAS3]	CIN4	-	36	pF
Input/Output capacitance [DQ0-31]	CDQ1	-	17	pF



# DRAM MODULE

# 4 Mega Byte

AC CHARACTERISTICS (0°C ≤ T<sub>a</sub> ≤ 70°C, V<sub>cc</sub> = 5.0V ± 10%. See notes 1,2.)

STANDARD OPERATION	Symbol	-5		-6		-7		-8		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t <sub>RC</sub>	90		110		130		150		ns	
Access time from RAS	t <sub>RAC</sub>	50		60		70		80		ns	3,4
Access time from CAS	t <sub>CAC</sub>	15		15		20		20		ns	3,4,5
Access time from column address	t <sub>AA</sub>	25		30		35		40		ns	3,11
CAS to output in Low-Z	t <sub>CLZ</sub>	0		0		0		0		ns	3
Output buffer turn-off delay	t <sub>OFF</sub>	0	15	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	2
RAS precharge time	t <sub>RP</sub>	30		40		50		60		ns	
RAS pulse width	t <sub>RAS</sub>	50	10K	60	10K	70	10K	80	10K	ns	
RAS hold time	t <sub>RS</sub>	15		15		20		20		ns	
CAS hold time	t <sub>CS</sub>	50		60		70		80		ns	
CAS pulse width	t <sub>CAS</sub>	15	10K	15	10K	20	10K	20	10K	ns	
RAS to CAS delay time	t <sub>RCD</sub>	20	35	20	45	20	50	20	60	ns	4
RAS to column address delay time	t <sub>RAD</sub>	15	25	15	30	15	35	15	40	ns	11
CAS to RAS precharge time	t <sub>CRP</sub>	5		5		5		5		ns	
Row address set-up time	t <sub>ASR</sub>	0		0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	10		10		10		10		ns	
Column address set-up time	t <sub>ASC</sub>	0		0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	10		15		15		15		ns	
Column address hold referenced to RAS	t <sub>AR</sub>	40		50		55		60		ns	6
Column Address to RAS lead time	t <sub>RAL</sub>	25		30		35		40		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		0		ns	
Read command hold referenced to CAS	t <sub>RCH</sub>	0		0		0		0		ns	9
Read command hold referenced to RAS	t <sub>RRH</sub>	0		0		0		0		ns	9
Write command hold time	t <sub>WCH</sub>	10		10		15		15		ns	
Write command hold referenced to RAS	t <sub>WCR</sub>	40		45		55		60		ns	6
Write command pulse width	t <sub>WP</sub>	10		10		15		15		ns	
Write command to RAS lead time	t <sub>RWL</sub>	15		15		20		20		ns	
Write command to CAS lead time	t <sub>CWL</sub>	15		15		20		20		ns	
Data-in set-up time	t <sub>DS</sub>	0		0		0		0		ns	10
Data-in hold time	t <sub>DH</sub>	10		15		15		15		ns	10
Data-in hold referenced to RAS	t <sub>DHR</sub>	40		50		55		60		ns	6
Refresh period	t <sub>REF</sub>	16		16		16		16		ms	
Write command set-up time	t <sub>WCS</sub>	0		0		0		0		ns	8
CAS setup time (C-B-R refresh)	t <sub>CSR</sub>	10		10		10		10		ns	
CAS hold time (C-B-R refresh)	t <sub>CHR</sub>	10		10		15		15		ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	5		5		5		5		ns	
Access time from CAS precharge	t <sub>CPA</sub>	30		35		40		45		ns	3
Fast Page mode cycle time	t <sub>PC</sub>	35		40		45		50		ns	
CAS precharge time (Fast page)	t <sub>CP</sub>	10		10		10		10		ns	
RAS pulse width (Fast page)	t <sub>RASP</sub>	50	100K	60	100K	70	100K	80	200K	ns	
W to RAS precharge time (C-B-R refresh)	t <sub>WRP</sub>	10		10		10		10		ns	
W to RAS hold time (C-B-R refresh)	t <sub>WRH</sub>	10		10		10		10		ns	
CAS precharge (C-B-R counter test)	t <sub>CPT</sub>	20		20		25		30		ns	

## NOTES

1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only. If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
5. Assumes that tRCD  $\geq$  tRCD(max).
6. tAR, tWCR, tDHR are referenced to tRAD(MAX)
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
8. tWCS is non restrictive operating parameter. It is included in the data sheet as electrical characteristic only. If tWCS  $\geq$  tWCS(min) the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either tRCH or tRRH must be satisfied for a read cycle.
10. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles.
11. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.

## TIMING DIAGRAM

Please refer to attached timing chart (I) !!!

