

# STM32F103xF STM32F103xG

## XL-density performance line ARM-based 32-bit MCU with 768 KB to 1 MB Flash, USB, CAN, 17 timers, 3 ADCs, 13 communication interfaces

#### Data brief

### **Features**


- Core: ARM 32-bit Cortex<sup>™</sup>-M3 CPU with MPU
  - 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
  - Single-cycle multiplication and hardware division
- Memories
  - 768 Kbytes to 1 Mbyte of Flash memory
  - 96 Kbytes of SRAM
  - Flexible static memory controller with 4 Chip Select. Supports Compact Flash, SRAM, PSRAM, NOR and NAND memories
  - LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
  - 2.0 to 3.6 V application supply and I/Os
  - POR, PDR, and programmable voltage detector (PVD)
  - 4-to-16 MHz crystal oscillator
  - Internal 8 MHz factory-trimmed RC
  - Internal 40 kHz RC with calibration
  - 32 kHz oscillator for RTC with calibration
- Low power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC and backup registers
- 3 × 12-bit, 1 µs A/D converters (up to 21 channels)
  - Conversion range: 0 to 3.6 V
  - Triple-sample and hold capability
  - Temperature sensor
- 2 × 12-bit D/A converters
- DMA: 12-channel DMA controller
  - Supported peripherals: timers, ADCs, DAC, SDIO, I<sup>2</sup>Ss, SPIs, I<sup>2</sup>Cs and USARTs
- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
  - Cortex-M3 Embedded Trace Macrocell™



#### Doc ID 17144 Rev 2

1/45

For further information contact your local STMicroelectronics sales office.





LQFP144 20 × 20 mm

- LFBGA144 10 × 10 mm
- Up to 112 fast I/O ports
  - 51/80/112 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant
- Up to 17 timers
  - Up to ten 16-bit timers, each with up to 4 \_ IC/OC/PWM or pulse counter and guadrature (incremental) encoder input
  - 2 × 16-bit motor control PWM timers with dead-time generation and emergency stop
  - 2 × watchdog timers (Independent and Window)
  - SysTick timer: a 24-bit downcounter
  - $2 \times 16$ -bit basic timers to drive the DAC
- Up to 13 communication interfaces
  - Up to  $2 \times I^2C$  interfaces (SMBus/PMBus)
  - Up to 5 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
  - Up to 3 SPIs (18 Mbit/s), 2 with  $I^2S$ interface multiplexed
  - CAN interface (2.0B Active)
  - USB 2.0 full speed interface
  - SDIO interface
- CRC calculation unit, 96-bit unique ID
- ECOPACK<sup>®</sup> packages

#### Table 1. **Device summary**

Reference	Part number
STM32F103xF	STM32F103RF STM32F103VF STM32F103ZF
STM32F103xG	STM32F103RG STM32F103VG STM32F103ZG

## Contents

1	Intro	duction	
2	Desc	cription	
	2.1	Device	overview
	2.2	Full co	mpatibility throughout the family
	2.3	Overvie	ew
		2.3.1	ARM <sup>®</sup> Cortex <sup>TM</sup> -M3 core with embedded Flash and SRAM $\ldots \ldots 12$
		2.3.2	Memory protection unit
		2.3.3	Embedded Flash memory
		2.3.4	CRC (cyclic redundancy check) calculation unit
		2.3.5	Embedded SRAM
		2.3.6	FSMC (flexible static memory controller)
		2.3.7	LCD parallel interface
		2.3.8	Nested vectored interrupt controller (NVIC)
		2.3.9	External interrupt/event controller (EXTI)
		2.3.10	Clocks and startup
		2.3.11	Boot modes
		2.3.12	Power supply schemes
		2.3.13	Power supply supervisor
		2.3.14	Voltage regulator
		2.3.15	Low-power modes
		2.3.16	DMA
		2.3.17	RTC (real-time clock) and backup registers
		2.3.18	Timers and watchdogs 16
		2.3.19	I <sup>2</sup> C bus
		2.3.20	Universal synchronous/asynchronous receiver transmitters (USARTs) 18
		2.3.21	Serial peripheral interface (SPI) 19
		2.3.22	Inter-integrated sound (I <sup>2</sup> S) 19
		2.3.23	SDIO
		2.3.24	Controller area network (CAN) 19
		2.3.25	Universal serial bus (USB) 19
		2.3.26	GPIOs (general-purpose inputs/outputs)
		2.3.27	ADC (analog to digital converter) 20
		2.3.28	DAC (digital-to-analog converter) 20



		2.3.29	Temperature sensor	20
		2.3.30	Serial wire JTAG debug port (SWJ-DP)	21
		2.3.31	Embedded Trace Macrocell™	21
3	Pinou	its and p	oin descriptions	<u>22</u>
4	Memo	ory map	ping	34
5	Packa	ige chai	acteristics	35
	5.1	Package	e mechanical data	35
	5.2	Therma	characteristics	40
		5.2.1	Reference document	40
		5.2.2	Selecting the product temperature range	41
6	Part r	umberi	ng	13
7	Revis	ion hist	ory	14



## List of tables

Table 1.	Device summary1
Table 2.	STM32F103xF and STM32F103xG features and peripheral counts
Table 3.	STM32F103xx family
Table 4.	STM32F103xF and STM32F103xG timer feature comparison
Table 5.	STM32F103xF and STM32F103xG pin definitions
Table 6.	FSMC pin definition
Table 7.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,
	0.8 mm pitch, package data
Table 8.	LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data
Table 9.	LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data
Table 10.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data
Table 11.	Package thermal characteristics
Table 12.	STM32F103xF and STM32F103xG ordering information scheme



## List of figures

Figure 1.	STM32F103xF and STM32F103xG performance line block diagram.	9
Figure 2.	Clock tree 1	0
Figure 3.	STM32F103xF and STM32F103xG XL-density performance line BGA144 ballout 2	2
Figure 4.	STM32F103xF and STM32F103xG XL-density performance line LQFP144 pinout2	23
Figure 5.	STM32F103xF and STM32F103xG XL-density performance line LQFP100 pinout2	24
Figure 6.	STM32F103xF and STM32F103xG XL-density performance line	
	LQFP64 pinout	25
Figure 7.	Memory map	4
Figure 8.	Recommended PCB design rules (0.80/0.75 mm pitch BGA)	5
Figure 9.	LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package outline	6
Figure 10.	LQFP144, 20 x 20 mm, 144-pin low-profile quad	
	flat package outline	7
Figure 11.	Recommended footprint <sup>(1)</sup>	
Figure 12.	LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	
Figure 13.	Recommended footprint <sup>(1)</sup>	
Figure 14.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	9
Figure 15.	Recommended footprint <sup>(1)</sup>	
Figure 16.	LQFP100 P <sub>D</sub> max vs. T <sub>A</sub>	.2



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103xF and STM32F103xG XL-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to *Section 2.2: Full compatibility throughout the family*.

The XL-density STM32F103xx datasheet should be read in conjunction with the STM32F10xxx reference manual. For information on programming, erasing and protection of the internal Flash memory

please refer to the *STM32F10xxx Flash programming manual.* The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com.* 

For information on the Cortex<sup>™</sup>-M3 core please refer to the Cortex<sup>™</sup>-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: *http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/*.





## 2 Description

The STM32F103xF and STM32F103xG performance line family incorporates the highperformance ARM<sup>®</sup> Cortex<sup>™</sup>-M3 32-bit RISC core operating at a 72 MHz frequency, highspeed embedded memories (Flash memory up to 1 Mbyte and SRAM up to 96 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer three 12-bit ADCs, ten general-purpose 16-bit timers plus two PWM timers, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs, three SPIs, two I2Ss, one SDIO, five USARTs, an USB and a CAN.

The STM32F103xx XL-density performance line family operates in the –40 to +105 °C temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx XL-density performance line family offers devices in four different package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx high-density performance line microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications, PLC, inverters, printers, and scanners
- Alarm systems, power meters and video intercom

Figure 1 shows the general block diagram of the device family.



### 2.1 Device overview

Table 2.	STM32F103xF and STM32F103xG features and peripheral counts	

Peripherals		STM32	F103Rx	STM32	F103Vx	STM32F103Zx				
Flash m	emory	768 KB	1 MB	768 KB	1 MB	768 KB	1 MB			
SRAM i	n Kbytes	9	6	9	6	96				
FSMC		Ν	lo	Yes	s <sup>(1)</sup>	Ye	s			
	General-purpose			1	C					
Timers	Advanced-control			2	2					
	Basic			2						
	SPI(I <sup>2</sup> S) <sup>(2)</sup>			3(2	2)					
	l <sup>2</sup> C			2	)					
Comm	USART	5								
Comm	USB									
	CAN									
	SDIO									
GPIOs		51		80		112				
12-bit A Number	DC of channels	3 16			3 3 6 21					
12-bit D Number	AC of channels	2 2								
CPU fre	quency	72 MHz								
Operatir	ng voltage	2.0 to 3.6 V								
Operatir	ng temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C Junction temperature: -40 to + 125 °C					С			
Package	e	LQF	P64	LQFI	P100	LQFP144,	BGA144			

 For the LQFP100 package, only FSMC Bank1 and Bank2 are available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or 8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is not available in this package.

2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the  $I^2S$  audio mode.






Figure 1. STM32F103xF and STM32F103xG performance line block diagram

T<sub>A</sub> = -40 °C to +85 °C (suffix 6, see Table 12) or -40 °C to +105 °C (suffix 7, see Table 12), junction temperature up to 105 °C or 125 °C, respectively.

2. AF = alternate function on I/O port pin.







1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.

2. For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.

3. To have an ADC conversion time of 1  $\mu s,$  APB2 must be at 14 MHz, 28 MHz or 56 MHz.



### 2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, the STM32F103xF, and STM32F103xG are referred to as high-density devices and the STM32F103xF and STM32F103xG are called XL-density devices.

Low-density, high-density and XL-density devices are an extension of the STM32F103x8/B medium-density devices, they are specified in the STM32F103x4/6, STM32F103xC/D/E and STM32F103xF/G datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I<sup>2</sup>S and DAC. XL-density devices bring even more Flash and RAM memory, and extra features, namely an MPU, a greater number of timers and a dual bank Flash structure while remaining fully compatible with the other members of the family.

The STM32F103x4, STM32F103x6, STM32F103xF, , STM32F103xG, STM32F103xF and STM32F103xG are a drop-in replacement for the STM32F103x8/B devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

	Low-density devices		Medium-density devices		High-density devices			XL-density devices		
Pinout	16 KB Flash	- (4)	64 KB Flash	128 KB Flash	256 KB Flash	384 KB Flash	512 KB Flash	768 KB Flash	1 MB Flash	
	6 KB 10 KB RAM RAM		20 KB 20 KB RAM RAM		48 or 64 KB <sup>(2)</sup> RAM		64 KB RAM	96 KB RAM	96 KB RAM	
144					5 × USAR	Ts		5 × USARTs		
100					$4 \times 16$ -bit timers,			$10 \times 16$ -bit timers, 2 × basic timers		
64	$2 \times USARTs$ $2 \times 16$ -bit timers $1 \times SPI$ , $1 \times I^2C$ , USB, CAN, $1 \times PWM$ timer		3 × USART 3 × 16-bit t 2 × SPIs, 2 USB, CAN 1 × PWM ti 2 × ADCs	imers x I <sup>2</sup> Cs,	$\begin{array}{l} 3 \times \text{SPIS}, 2 \times \text{I-SS}, 2 \times \text{I2CS} \\ \text{USB, CAN, 2 } \times \text{PWM timers} \\ 3 \times \text{ADCs}, 2 \times \text{DACs}, \\ 1 \times \text{SDIO} \\ \text{FSMC (100- and 144-pin packages(3))} \\ \end{array}  \begin{array}{l} \text{USB, } \\ 3 \times \text{AICS}, 2 \times \text{DACS}, \\ \text{Corte } \\ \text{FSMC} \\ \text{packages} \\ \end{array}$			USB, CAN, $2 \times P$ $3 \times ADCs$ , $2 \times DA$ Cortex-M3 with M FSMC (100- and	$3 \times SPIs$ , $2 \times I^2Ss$ , $2 \times I2Cs$ JSB, CAN, $2 \times PWM$ timers $3 \times ADCs$ , $2 \times DACs$ , $1 \times SDIO$ , Cortex-M3 with MPU FSMC (100- and 144-pin backages <sup>(4)</sup> ), dual bank Flash memory	
48	2 × ADCs	5								
36					-					

Table 3. STM32F103xx family

1. For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.

2. 64 KB RAM for 256 KB Flash are available on devices delivered in CSP packages only.

3. Ports F and G are not available in devices delivered in 100-pin packages.

4. Ports F and G are not available in devices delivered in 100-pin packages.



### 2.3 Overview

### 2.3.1 ARM<sup>®</sup> Cortex<sup>™</sup>-M3 core with embedded Flash and SRAM

The ARM Cortex<sup>™</sup>-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex<sup>™</sup>-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

With its embedded ARM core, STM32F103xF and STM32F103xG performance line family is compatible with all ARM tools and software.

*Figure 1* shows the general block diagram of the device family.

#### 2.3.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

#### 2.3.3 Embedded Flash memory

768 Kbytes to 1 Mbyte of embedded Flash are available for storing programs and data. The Flash memory is organized as two banks. The first bank has a size of 512 Kbytes. The second bank is either 256 or 512 Kbytes depending on the device. This gives the device the capability of writing to one bank while executing code from the other bank (read-while-write capability).

#### 2.3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.



#### 2.3.5 Embedded SRAM

96 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

#### 2.3.6 FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F103xF and STM32F103xG performance line family. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR and NAND.

Functionality overview:

- The three FSMC interrupt lines are ORed in order to be connected to the NVIC
- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- The targeted frequency, f<sub>CLK</sub>, is HCLK/2, so external access is at 36 MHz when HCLK is at 72 MHz and external access is at 24 MHz when HCLK is at 48 MHz

### 2.3.7 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

#### 2.3.8 Nested vectored interrupt controller (NVIC)

The STM32F103xF and STM32F103xG performance line embeds a nested vectored interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>™</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 2.3.9 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.



### 2.3.10 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow the configuration of the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz. The maximum allowed frequency of the low speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

#### 2.3.11 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from user Flash: you have an option to boot from any of two memory banks. By default, boot from Flash memory bank 1 is selected. You can choose to boot from Flash memory bank 2 by setting a bit in the option bytes.
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1.

#### 2.3.12 Power supply schemes

- V<sub>DD</sub> = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 2.3.13 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.



#### 2.3.14 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop modes.
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode.

#### 2.3.15 Low-power modes

The STM32F103xF and STM32F103xG performance line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB wakeup.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

*Note:* The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

#### 2.3.16 DMA

The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The two DMA controllers support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.



The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose, basic and advanced-control timers TIMx, DAC, I<sup>2</sup>S, SDIO and ADC.

#### 2.3.17 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are forty-two 16-bit registers used to store 84 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset, and they are not reset when the device wakes up from the Standby mode.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.3.18 Timers and watchdogs

The XL-density STM32F103xx performance line devices include up to two advanced-control timers, up to ten general-purpose timers, two basic timers, two watchdog timers and a SysTick timer.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

Timer	r Counter Counter resolution type		Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs	
TIM1, TIM8	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes	
TIM2, TIM3, TIM4, TIM5	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No	
TIM9, TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	
TIM10, TIM11 TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	

#### Table 4. STM32F103xF and STM32F103xG timer feature comparison

#### Advanced-control timers (TIM1 and TIM8)

The two advanced-control timers (TIM1 and TIM8) can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with



programmable inserted dead-times. They can also be seen as a complete general-purpose timer. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes)
- One-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

#### General-purpose timers (TIMx)

There are10 synchronizable general-purpose timers embedded in the STM32F103xF and STM32F103xG performance line devices (see *Table 4* for differences).

• TIM2, TIM3, TIM4, TIM5

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F103xF and STM32F103xG access line devices.

These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages.

Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### • TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### • TIM13, TIM14 and TIM12

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and TIM14 feature one independent channel, whereas TIM12 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

#### Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.



#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

#### 2.3.19 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SMBus 2.0/PMBus.

#### 2.3.20 Universal synchronous/asynchronous receiver transmitters (USARTs)

The STM32F103xF and STM32F103xG performance line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3) and two universal asynchronous receiver transmitters (UART4 and UART5).

These five interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN Master/Slave capability.

The USART1 interface is able to communicate at speeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s.

USART1, USART2 and USART3 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller except for UART5.



#### 2.3.21 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

All SPIs can be served by the DMA controller.

#### 2.3.22 Inter-integrated sound (I<sup>2</sup>S)

Two standard  $I^2S$  interfaces (multiplexed with SPI2 and SPI3) are available, that can be operated in master or slave mode. These interfaces can be configured to operate with 16/32 bit resolution, as input or output channels. Audio sampling frequencies from 8 kHz up to 48 kHz are supported. When either or both of the  $I^2S$  interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

#### 2.3.23 SDIO

An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit. The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD Memory Card Specifications Version 2.0.

The SDIO Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

In addition to SD/SDIO/MMC, this interface is also fully compliant with the CE-ATA digital protocol Rev1.1.

#### 2.3.24 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

#### 2.3.25 Universal serial bus (USB)

The STM32F103xF and STM32F103xG performance line embed a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

#### 2.3.26 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable except for analog inputs.



The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### 2.3.27 ADC (analog to digital converter)

Three 12-bit analog-to-digital converters are embedded into STM32F103xF and STM32F103xG performance line devices and each ADC shares up to 21 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timers (TIM1 and TIM8) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

#### 2.3.28 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V<sub>REF+</sub>

Eight DAC trigger inputs are used in the STM32F103xF and STM32F103xG performance line family. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

#### 2.3.29 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V <  $V_{DDA}$  < 3.6 V. The temperature sensor is internally



connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

#### 2.3.30 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 2.3.31 Embedded Trace Macrocell™

The ARM<sup>®</sup> Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F10xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



## 3 Pinouts and pin descriptions

Figure 3.	STM32F103xF and STM32F103xG XL-density performance line BGA144 ballout

	1	2	3	4	5	6	7	8	9	10	11	12
A	PC13- TAMPER-PTC	PE3	PE2	( PE1 )	(PE0)	PB4 JTRST	PB3 JTDO	PD6	PD7	PA15	PA14 JTCK	PA13 JTMS
В	, PC14- OSC32_1N	PE4	PE5	( PE6 )	( PB9	PB5	PG15	PG12	(PD5)	(PC11)	PC10	(PA12)
С	PC15- OSC32_OUT	VBAT	PF0	(PF1)	PB8	PB6	(PG14)	(PG11)	PD4	PC12	NC	(PA11)
D	OSC_IN	Vss_5	VDD_5	PF2	воото	PB7	(PG13)	(PG10)	PD3	(PD1)	PA10	PA9
Е	OSC_OUT	(PF3)	PF4	( PF5 )	'V <sub>SS_3</sub> '	Vss_11	Vss_10	PG9	PD2	PD0	PC9	(PA8)
F	(NRST)	(PF7)	PF6	V <sub>DD_4</sub>	VDD_3	VDD_11	YDD_10	'VDD_8'	V <sub>DD_2</sub>	V <sub>DD_9</sub>	PC8	(PC7)
G	(PF10)	PF9	PF8	V <sub>SS_4</sub>	V <sub>DD_6</sub>	VDD_7	'V <sub>DD_1</sub> '	'VSS_8'	V <sub>SS_2</sub>	V <sub>SS_9</sub>	PG8	PC6
н	(PC0)	(PC1)	PC2	PC3	' <sup>V</sup> SS_6'	V <sub>SS_7</sub>	VSS_1	(PE11)	(PD11)	PG7	PG6	PG5
J	V <sub>SSA</sub> ,	PĄO-WKŲP	PA4	PC4	PB2/ BOOT1	PG1	(PE10)	(PE12)	(PD10)	PG4	PG3	PG2
к	VREF-	PA1	PA5	PC5	(PF13)	PG0	(PE9)	(PE13)	PD9	(PD13)	PD14	(PD15)
L	VREF+	PA2	PA6	PB0	(PF12)	(PF15)	PE8	(PE14)	PD8	PD12	(PB14)	(PB15)
М	VDDA,	PA3	PA7	(PB1)	(PF11)	(PF14)	PE7	(PE15)	(PB10)	(PB11)	(PB12)	(PB13)
	L											Al14798b



		V V V V V V V V V V V V V V V V V V V	<u>ന 4</u>
		V V V V V V V V V V V V V V V V V V V	PA1
		1 2	108 □ V <sub>DD_2</sub> 107 □ V <sub>SS_2</sub>
		3	106 □ NC
		4 5	105 🗆 PA13 104 🗖 PA12
		6	103 PA11
		7 8	102 🗆 PA10 101 🗖 PA9
PC15-0		9	100 🗖 PA8
	PF0 C		99 □ PC9 98 □ PC8
		12 13	97 D PC7
	-	14	96 □ PC6 95 □ V <sub>DD_9</sub>
		15 16 LOEP144	94 🖓 V <sub>SS 9</sub>
	$V_{DD 5} \Box$	17	92 🗖 PG7
	PF6 🗖		91 🗖 PG6 90 🗖 PG5
	PF8 🗖 2	20	90 □ PG5 89 □ PG4
		21 22	88 🗆 PG3 87 🗖 PG2
	OSC_IN 🗖 2	23	86 🗖 PD15
		24 25	85 🗖 PD14 84 🗖 Vpp a
	PC0 C 2	26	84
	-	27 28	82 🗆 PD13 81 🗆 PD12
	PC3 C 2	29	80 🗖 PD11
	33A I	30 31	79 🗖 PD10 78 🗖 PD9
	V <sub>REF+</sub> d:	32	77 🗆 PD8
		33 34	76 □ PB15 75 □ PB14
	PA1 더 3	35	74 🗆 PB13
	PA2 C		73 🗖 PB12
			23
		PA4 PA4 PA4 PA4 PA4 PA4 PA4 PA4 PA4 PA4	
		$ \begin{array}{c} V V V S S S A A C C A A A C C A A A C C A A A C C A A A C C A A A C C A A A C C A A A C C A A A C A A A C A A A A C A A A A A A A A$	V <sub>DD_1</sub>
		~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~ ~~	ai14667
			a11+007

Figure 4. STM32F103xF and STM32F103xG XL-density performance line LQFP144 pinout







Figure 5. STM32F103xF and STM32F103xG XL-density performance line LQFP100 pinout



## Figure 6. STM32F103xF and STM32F103xG XL-density performance line LQFP64 pinout



	Pir							Alternate function	ıs <sup>(4)</sup>
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
A3	-	1	1	PE2	I/O	FT	PE2	TRACECK / FSMC_A23	
A2	-	2	2	PE3	I/O	FT	PE3	TRACED0 / FSMC_A19	
B2	-	3	3	PE4	I/O	FT	PE4	TRACED1/ FSMC_A20	
B3	-	4	4	PE5	I/O	FT	PE5	TRACED2/ FSMC_A21	TIM9_CH1
B4	-	5	5	PE6	I/O	FT	PE6	TRACED3 / FSMC_A22	TIM9_CH2
C2	1	6	6	V <sub>BAT</sub>	S		V <sub>BAT</sub>		
A1	2	7	7	PC13-TAMPER- RTC <sup>(5)</sup>	I/O		PC13 <sup>(6)</sup>	TAMPER-RTC	
B1	3	8	8	PC14-OSC32_IN <sup>(5)</sup>	I/O		PC14 <sup>(6)</sup>	OSC32_IN	
C1	4	9	9	PC15- OSC32_OUT <sup>(5)</sup>	I/O		PC15 <sup>(6)</sup>	OSC32_OUT	
C3	-	-	10	PF0	I/O	FT	PF0	FSMC_A0	
C4	-	-	11	PF1	I/O	FT	PF1	FSMC_A1	
D4	-	-	12	PF2	I/O	FT	PF2	FSMC_A2	
E2	-	-	13	PF3	I/O	FT	PF3	FSMC_A3	
E3	-	-	14	PF4	I/O	FT	PF4	FSMC_A4	
E4	-	-	15	PF5	I/O	FT	PF5	FSMC_A5	
D2	-	10	16	V <sub>SS_5</sub>	S		$V_{SS_5}$		
D3	-	11	17	V <sub>DD_5</sub>	S		$V_{DD_5}$		
F3	-	-	18	PF6	I/O		PF6	ADC3_IN4 / FSMC_NIORD	TIM10_CH1
F2	-	-	19	PF7	I/O		PF7	ADC3_IN5 / FSMC_NREG	TIM11_CH1
G3	-	-	20	PF8	I/O		PF8	ADC3_IN6 / FSMC_NIOWR	TIM3_CH1
G2	-	-	21	PF9	I/O		PF9	ADC3_IN7 / FSMC_CD	TIM14_CH1
G1	-	I	22	PF10	I/O		PF10	ADC3_IN8 / FSMC_INTR	
D1	5	12	23	OSC_IN	Ι		OSC_IN		
E1	6	13	24	OSC_OUT	0		OSC_OUT		
F1	7	14	25	NRST	I/O		NRST		
H1	8	15	26	PC0	I/O		PC0	ADC123_IN10	
H2	9	16	27	PC1	I/O		PC1	ADC123_IN11	
H3	10	17	28	PC2	I/O		PC2	ADC123_IN12	
H4	11	18	29	PC3	I/O		PC3	ADC123_IN13	
J1	12	19	30	V <sub>SSA</sub>	S		V <sub>SSA</sub>		
K1	-	20	31	V <sub>REF-</sub>	S		V <sub>REF-</sub>		

Table 5. STM32F103xF and STM32F103xG pin definit	ions
--	------



Tabl							•	finitions (continued) Alternate functions <sup>(4)</sup>		
_	Piı	าร			-	j(2)	Main	Alternate function	S(*)	
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	function <sup>(3)</sup> (after reset)	Default	Remap	
L1	-	21	32	V <sub>REF+</sub>	S		V <sub>REF+</sub>			
M1	13	22	33	V <sub>DDA</sub>	S		V <sub>DDA</sub>			
J2	14	23	34	PA0-WKUP	I/O		PA0	WKUP/USART2_CTS <sup>(7)</sup> / ADC123_IN0 / TIM2_CH1_ETR / TIM5_CH1 / TIM8_ETR		
K2	15	24	35	PA1	I/O		PA1	USART2_RTS <sup>(8)</sup> / ADC123_IN1 / TIM5_CH2 / TIM2_CH2 <sup>(8)</sup>		
L2	16	25	36	PA2	I/O		PA2	USART2_TX <sup>(8)</sup> / TIM5_CH3 / ADC123_IN2 / TIM9_CH1 / TIM2_CH3 <sup>(8)</sup>		
M2	17	26	37	PA3	I/O		PA3	USART2_RX <sup>(8)</sup> / TIM5_CH4 / ADC123_IN3 / TIM2_CH4 <sup>(8)</sup> / TIM9_CH2		
G4	18	27	38	V <sub>SS_4</sub>	S		V <sub>SS_4</sub>			
F4	19	28	39	V <sub>DD_4</sub>	S		V <sub>DD_4</sub>			
JЗ	20	29	40	PA4	I/O		PA4	SPI1_NSS <sup>(8)</sup> / USART2_CK <sup>(8)</sup> / DAC_OUT1 / ADC12_IN4		
К3	21	30	41	PA5	I/O		PA5	SPI1_SCK <sup>(8)</sup> / DAC_OUT2 / ADC12_IN5		
L3	22	31	42	PA6	I/O		PA6	SPI1_MISO <sup>(8)</sup> / TIM8_BKIN / ADC12_IN6 / TIM3_CH1 <sup>(8)</sup> / TIM13_CH1	TIM1_BKIN	
МЗ	23	32	43	PA7	I/O		PA7	SPI1_MOSI <sup>(8)</sup> / TIM8_CH1N / ADC12_IN7 / TIM3_CH2 <sup>(8)</sup> / TIM14_CH1	TIM1_CH1N	
J4	24	33	44	PC4	I/O		PC4	ADC12_IN14		
K4	25	34	45	PC5	I/O		PC5	ADC12_IN15		
L4	26	35	46	PB0	I/O		PB0	ADC12_IN8 / TIM3_CH3 / TIM8_CH2N	TIM1_CH2N	
M4	27	36	47	PB1	I/O		PB1	ADC12_IN9 / TIM3_CH4 <sup>(8)</sup> / TIM8_CH3N	TIM1_CH3N	
J5	28	37	48	PB2	I/O	FT	PB2/BOOT1			
M5	-	-	49	PF11	I/O	FT	PF11	FSMC_NIOS16		
L5	-	-	50	PF12	I/O	FT	PF12	FSMC_A6		
H5	-	-	51	V <sub>SS_6</sub>	S		$V_{SS_6}$			
G5	-	-	52	V <sub>DD_6</sub>	S		$V_{DD_6}$			
K5	-	-	53	PF13	I/O	FT	PF13	FSMC_A7		

Table 5.	STM32F103xF and STM	132F103xG pin definitions	(continued)
----------	---------------------	---------------------------	-------------



	Pir	าร				(2)		Alternate function	s <sup>(4)</sup>
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
M6	-	-	54	PF14	I/O	FT	PF14	FSMC_A8	
L6	-	-	55	PF15	I/O	FT	PF15	FSMC_A9	
K6	-	-	56	PG0	I/O	FT	PG0	FSMC_A10	
J6	-	-	57	PG1	I/O	FT	PG1	FSMC_A11	
M7	-	38	58	PE7	I/O	FT	PE7	FSMC_D4	TIM1_ETR
L7	-	39	59	PE8	I/O	FT	PE8	FSMC_D5	TIM1_CH1N
K7	-	40	60	PE9	I/O	FT	PE9	FSMC_D6	TIM1_CH1
H6	-	-	61	V <sub>SS_7</sub>	S		V <sub>SS_7</sub>		
G6	-	-	62	V <sub>DD_7</sub>	S		V <sub>DD_7</sub>		
J7	-	41	63	PE10	I/O	FT	PE10	FSMC_D7	TIM1_CH2N
H8	-	42	64	PE11	I/O	FT	PE11	FSMC_D8	TIM1_CH2
J8	-	43	65	PE12	I/O	FT	PE12	FSMC_D9	TIM1_CH3N
K8	-	44	66	PE13	I/O	FT	PE13	FSMC_D10	TIM1_CH3
L8	-	45	67	PE14	I/O	FT	PE14	FSMC_D11	TIM1_CH4
M8	-	46	68	PE15	I/O	FT	PE15	FSMC_D12	TIM1_BKIN
M9	29	47	69	PB10	I/O	FT	PB10	I2C2_SCL / USART3_TX <sup>(8)</sup>	TIM2_CH3
M10	30	48	70	PB11	I/O	FT	PB11	I2C2_SDA / USART3_RX <sup>(8)</sup>	TIM2_CH4
H7	31	49	71	V <sub>SS_1</sub>	S		V <sub>SS_1</sub>		
G7	32	50	72	V <sub>DD_1</sub>	S		V <sub>DD_1</sub>		
M11	33	51	73	PB12	I/O	FT	PB12	SPI2_NSS / I2S2_WS / I2C2_SMBA / USART3_CK <sup>(8)</sup> / TIM1_BKIN <sup>(8)</sup>	
M12	34	52	74	PB13	I/O	FT	PB13	SPI2_SCK / I2S2_CK / USART3_CTS <sup>(8)</sup> / TIM1_CH1N	
L11	35	53	75	PB14	I/O	FT	PB14	SPI2_MISO / TIM1_CH2N / USART3_RTS <sup>(8)</sup> / TIM12_CH1	
L12	36	54	76	PB15	I/O	FT	PB15	SPI2_MOSI / I2S2_SD / TIM1_CH3N <sup>(8)</sup> / TIM12_CH2	
L9	-	55	77	PD8	I/O	FT	PD8	FSMC_D13	USART3_TX
K9	-	56	78	PD9	I/O	FT	PD9	FSMC_D14	USART3_RX
J9	-	57	79	PD10	I/O	FT	PD10	FSMC_D15	USART3_CK
H9	-	58	80	PD11	I/O	FT	PD11	FSMC_A16	USART3_CTS
L10	-	59	81	PD12	I/O	FT	PD12	FSMC_A17	TIM4_CH1 / USART3_RTS

Table 5.	STM32F103xF and STM32F103xG p	oin definitions (	(continued)	
----------	-------------------------------	-------------------	-------------	--

Doc ID 17144 Rev 2



							-103xG pin definitions (continued)					
	Pir	าร			_	i (2)	Main	Alternate function	IS <sup>(4)</sup>			
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	function <sup>(3)</sup> (after reset)	Default	Remap			
K10	-	60	82	PD13	I/O	FT	PD13	FSMC_A18	TIM4_CH2			
G8	-	-	83	V <sub>SS_8</sub>	S		V <sub>SS_8</sub>					
F8	-	-	84	V <sub>DD_8</sub>	S		V <sub>DD_8</sub>					
K11	-	61	85	PD14	I/O	FT	PD14	FSMC_D0	TIM4_CH3			
K12	-	62	86	PD15	I/O	FT	PD15	FSMC_D1	TIM4_CH4			
J12	-	-	87	PG2	I/O	FT	PG2	FSMC_A12				
J11	-	-	88	PG3	I/O	FT	PG3	FSMC_A13				
J10	-	-	89	PG4	I/O	FT	PG4	FSMC_A14				
H12	-	-	90	PG5	I/O	FT	PG5	FSMC_A15				
H11	-	-	91	PG6	I/O	FT	PG6	FSMC_INT2				
H10	-	-	92	PG7	I/O	FT	PG7	FSMC_INT3				
G11	-	-	93	PG8	I/O	FT	PG8					
G10	-	-	94	V <sub>SS_9</sub>	S		V <sub>SS_9</sub>					
F10	-	-	95	V <sub>DD_9</sub>	S		V <sub>DD_9</sub>					
G12	37	63	96	PC6	I/O	FT	PC6	I2S2_MCK / TIM8_CH1 / SDIO_D6	TIM3_CH1			
F12	38	64	97	PC7	I/O	FT	PC7	I2S3_MCK / TIM8_CH2 / SDIO_D7	TIM3_CH2			
F11	39	65	98	PC8	I/O	FT	PC8	TIM8_CH3 / SDIO_D0	TIM3_CH3			
E11	40	66	99	PC9	I/O	FT	PC9	TIM8_CH4 / SDIO_D1	TIM3_CH4			
E12	41	67	100	PA8	I/O	FT	PA8	USART1_CK / TIM1_CH1 <sup>(8)</sup> / MCO				
D12	42	68	101	PA9	I/O	FT	PA9	USART1_TX <sup>(8)</sup> / TIM1_CH2 <sup>(8)</sup>				
D11	43	69	102	PA10	I/O	FT	PA10	USART1_RX <sup>(8)</sup> / TIM1_CH3 <sup>(8)</sup>				
C12	44	70	103	PA11	I/O	FT	PA11	USART1_CTS / USBDM / CAN_RX <sup>(8)</sup> / TIM1_CH4 <sup>(8)</sup>				
B12	45	71	104	PA12	I/O	FT	PA12	USART1_RTS / USBDP / CAN_TX <sup>(8)</sup> / TIM1_ETR <sup>(8)</sup>				
A12	46	72	105	PA13	I/O	FT	JTMS- SWDIO		PA13			
C11	-	73	106				Not connect	ed				
G9	47	74	107	V <sub>SS_2</sub>	S		V <sub>SS_2</sub>					
F9	48	75	108	V <sub>DD_2</sub>	S		V <sub>DD_2</sub>					
A11	49	76	109	PA14	I/O	FT	JTCK- SWCLK		PA14			

Table 5.	STM32F103xF and STM32F103xG pin definitions (	continued)



	Pir						-	Alternate function	າຮ <sup>(4)</sup>
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
A10	50	77	110	PA15	I/O	FT	JTDI	SPI3_NSS / 12S3_WS	TIM2_CH1_ETR PA15 / SPI1_NSS
B11	51	78	111	PC10	I/O	FT	PC10	UART4_TX / SDIO_D2	USART3_TX
B10	52	79	112	PC11	I/O	FT	PC11	UART4_RX / SDIO_D3	USART3_RX
C10	53	80	113	PC12	I/O	FT	PC12	UART5_TX / SDIO_CK	USART3_CK
E10	5	81	114	PD0	I/O	FT	OSC_IN <sup>(8)</sup>	FSMC_D2 <sup>(9)</sup>	CAN_RX
D10	6	82	115	PD1	I/O	FT	OSC_OUT <sup>(9)</sup>	FSMC_D3 <sup>(9)</sup>	CAN_TX
E9	54	83	116	PD2	I/O	FT	PD2	TIM3_ETR / UART5_RX / SDIO_CMD	
D9	-	84	117	PD3	I/O	FT	PD3	FSMC_CLK	USART2_CTS
C9	-	85	118	PD4	I/O	FT	PD4	FSMC_NOE	USART2_RTS
B9	-	86	119	PD5	I/O	FT	PD5	FSMC_NWE	USART2_TX
E7	-	-	120	V <sub>SS_10</sub>	S		V <sub>SS_10</sub>		
F7	-	-	121	V <sub>DD_10</sub>	S		V <sub>DD_10</sub>		
A8	-	87	122	PD6	I/O	FT	PD6	FSMC_NWAIT	USART2_RX
A9	-	88	123	PD7	I/O	FT	PD7	FSMC_NE1 / FSMC_NCE2	USART2_CK
E8	-	-	124	PG9	I/O	FT	PG9	FSMC_NE2 / FSMC_NCE3	
D8	-	-	125	PG10	I/O	FT	PG10	FSMC_NCE4_1 / FSMC_NE3	
C8	-	-	126	PG11	I/O	FT	PG11	FSMC_NCE4_2	
B8	-	-	127	PG12	I/O	FT	PG12	FSMC_NE4	
D7	-	-	128	PG13	I/O	FT	PG13	FSMC_A24	
C7	-	-	129	PG14	I/O	FT	PG14	FSMC_A25	
E6	-	-	130	V <sub>SS_11</sub>	S		V <sub>SS_11</sub>		
F6	-	-	131	V <sub>DD_11</sub>	S		V <sub>DD_11</sub>		
B7	-	-	132	PG15	I/O	FT	PG15		
A7	55	89	133	PB3/	I/O	FT	JTDO	SPI3_SCK / I2S3_CK/	PB3/TRACESWO TIM2_CH2 / SPI1_SCK
A6	56	90	134	PB4	I/O	FT	NJTRST	SPI3_MISO	PB4 / TIM3_CH1 SPI1_MISO
B6	57	91	135	PB5	I/O		PB5	I2C1_SMBA / SPI3_MOSI / I2S3_SD	TIM3_CH2 / SPI1_MOSI
C6	58	92	136	PB6	I/O	FT	PB6	I2C1_SCL <sup>(7)</sup> / TIM4_CH1 <sup>(7)</sup>	USART1_TX
D6	59	93	137	PB7	I/O	FT	PB7	I2C1_SDA <sup>(7)</sup> / FSMC_NADV / TIM4_CH2 <sup>(7)</sup>	USART1_RX

#### Table 5. STM32F103xF and STM32F103xG pin definitions (continued)

Doc ID 17144 Rev 2



	Pins				(2)		Alternate functions <sup>(4)</sup>		
LFBGA144	LQFP64	LQFP100	LQFP144	Pin name	Type <sup>(1)</sup>	I / O level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
D5	60	94	138	BOOT0	Ι		BOOT0		
C5	61	95	139	PB8	I/O	FT	PB8	TIM4_CH3 <sup>(7)</sup> / SDIO_D4	I2C1_SCL/ CAN_RX
B5	62	96	140	PB9	I/O	FT	PB9	TIM4_CH4 <sup>(7)</sup> / SDIO_D5	I2C1_SDA / CAN_TX
A5	-	97	141	PE0	I/O	FT	PE0	TIM4_ETR / FSMC_NBL0	
A4	-	98	142	PE1	I/O	FT	PE1	FSMC_NBL1	
E5	63	99	143	V <sub>SS_3</sub>	S		$V_{SS_3}$		
F5	64	100	144	V <sub>DD_3</sub>	S		$V_{DD_3}$		

#### Table 5. STM32F103xF and STM32F103xG pin definitions (continued)

1. I = input, O = output, S = supply.

2. FT = 5 V tolerant.

3. Function availability depends on the chosen device.

- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
  details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual,
  available from the STMicroelectronics website: www.st.com.
- 8. For the LQFP64 package, the pins number 5 and 6 are configured as OSC\_IN/OSC\_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and LQFP144/BGA144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.
- 9. For devices delivered in LQFP64 packages, the FSMC function is not available.



Table 6.	FSMC p						
			FSM				
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(1)</sup>	
PE2			A23	A23		Yes	
PE3			A19	A19		Yes	
PE4			A20	A20		Yes	
PE5			A21	A21		Yes	
PE6			A22	A22		Yes	
PF0	A0	A0	A0			-	
PF1	A1	A1	A1			-	
PF2	A2	A2	A2			-	
PF3	A3		A3			-	
PF4	A4		A4			-	
PF5	A5		A5			-	
PF6	NIORD	NIORD				-	
PF7	NREG	NREG				-	
PF8	NIOWR	NIOWR				-	
PF9	CD	CD				-	
PF10	INTR	INTR				-	
PF11	NIOS16	NIOS16				-	
PF12	A6		A6			-	
PF13	A7		A7			-	
PF14	A8		A8			-	
PF15	A9		A9			-	
PG0	A10		A10			-	
PG1			A11			-	
PE7	D4	D4	D4	DA4	D4	Yes	
PE8	D5	D5	D5	DA5	D5	Yes	
PE9	D6	D6	D6	DA6	D6	Yes	
PE10	D7	D7	D7	DA7	D7	Yes	
PE11	D8	D8	D8	DA8	D8	Yes	
PE12	D9	D9	D9	DA9	D9	Yes	
PE13	D10	D10	D10	DA10	D10	Yes	
PE14	D11	D11	D11	DA11	D11	Yes	
PE15	D12	D12	D12	DA12	D12	Yes	
PD8	D13	D13	D13	DA13	D13	Yes	



Table 6.	FSMC pin definition (continued)					
		(1)				
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(1)</sup>
PD9	D14	D14	D14	DA14	D14	Yes
PD10	D15	D15	D15	DA15	D15	Yes
PD11			A16	A16	CLE	Yes
PD12			A17	A17	ALE	Yes
PD13			A18	A18		Yes
PD14	D0	D0	D0	DA0	D0	Yes
PD15	D1	D1	D1	DA1	D1	Yes
PG2			A12			-
PG3			A13			-
PG4			A14			-
PG5			A15			-
PG6					INT2	-
PG7					INT3	-
PD0	D2	D2	D2	DA2	D2	Yes
PD1	D3	D3	D3	DA3	D3	Yes
PD3			CLK	CLK		Yes
PD4	NOE	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7			NE1	NE1	NCE2	Yes
PG9			NE2	NE2	NCE3	-
PG10	NCE4_1	NCE4_1	NE3	NE3		-
PG11	NCE4_2	NCE4_2				-
PG12			NE4	NE4		-
PG13			A24	A24		-
PG14			A25	A25		-
PB7			NADV	NADV		Yes
PE0			NBL0	NBL0		Yes
PE1	ľ		NBL1	NBL1		Yes

 Table 6.
 FSMC pin definition (continued)


1. Ports F and G are not available in devices delivered in 100-pin packages.



### 4 Memory mapping

The memory map is shown in *Figure 7*.

Figure 7. Memory map



Doc ID 17144 Rev 2




## 5 Package characteristics

### 5.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

#### Figure 8. Recommended PCB design rules (0.80/0.75 mm pitch BGA)








Figure 9. LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package outline


1. Drawing is not to scale.

Table 7.LFBGA144 – 144-ball low profile fine pitch ball grid array, 10 x 10 mm,<br/>0.8 mm pitch, package data

Symbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Тур	Min	Max
А			1.70			0.0669
A1	0.21			0.0083		
A2		1.07			0.0421	
A3		0.27			0.0106	
A4			0.85			0.0335
b	0.35	0.40	0.45	0.0138	0.0157	0.0177
D	9.85	10.00	10.15	0.3878	0.3937	0.3996
D1		8.80			0.3465	
E	9.85	10.00	10.15	0.3878	0.3937	0.3996
E1		8.80			0.3465	
е		0.80			0.0315	
F		0.60			0.0236	
ddd		0.10			0.0039	
eee	0.15			0.0059		
fff		0.08			0.0031	



## Figure 10. LQFP144, 20 x 20 mm, 144-pin low-profile quad Figure 11. Recommended flat package outline<sup>(1)</sup> footprint<sup>(1)(2)</sup>




1. Drawing is not to scale.

2. Dimensions are in millimeters.

#### Table 8. LQFP144, 20 x 20 mm, 144-pin low-profile quad flat package mechanical data

Cumhal		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D	21.80	22.00	22.20	0.8583	0.8661	0.874
D1	19.80	20.00	20.20	0.7795	0.7874	0.7953
D3		17.50			0.689	
E	21.80	22.00	22.20	0.8583	0.8661	0.874
E1	19.80	20.00	20.20	0.7795	0.7874	0.7953
E3		17.50			0.689	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
k	0°	3.5°	<b>7</b> °	0°	3.5°	7°
CCC		0.08	•		0.0031	•





# Figure 12. LQFP100, 14 x 14 mm 100-pin low-profile Figure quad flat package outline<sup>(1)</sup>

### Figure 13. Recommended footprint<sup>(1)(2)</sup>

1. Drawing is not to scale.

2. Dimensions are in millimeters.


#### Table 9. LQPF100 – 14 x 14 mm 100-pin low-profile quad flat package mechanical data

0h.al		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Мах
А			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
с	0.09		0.20	0.0035		0.0079
D	15.80	16.00	16.20	0.622	0.6299	0.6378
D1	13.80	14.00	14.20	0.5433	0.5512	0.5591
D3		12.00			0.4724	
E	15.80	16.00	16.20	0.622	0.6299	0.6378
E1	13.80	14.00	14.20	0.5433	0.5512	0.5591
E3		12.00			0.4724	
е		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00		1	0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc		0.08	•		0.0031	•



# Figure 14. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline<sup>(1)</sup>

## Figure 15. Recommended footprint<sup>(1)(2)</sup>



1. Drawing is not to scale.

2. Dimensions are in millimeters.

#### Table 10. LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data

<b>•</b> • • •		millimeters		inches <sup>(1)</sup>		
Symbol -	Min	Тур	Мах	Min	Тур	Max
А			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
с	0.090		0.200	0.0035		0.0079
D	11.800	12.000	12.200	0.4646	0.4724	0.4803
D1	9.800	10.000	10.200	0.3858	0.3937	0.4016
D.		7.500				
E	11.800	12.000	12.200	0.4646	0.4724	0.4803
E1	9.800	10.00	10.200	0.3858	0.3937	0.4016
е		0.500			0.0197	
k	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.75	0.0177	0.0236	0.0295
L1		1.000			0.0394	
ссс		0.080			0.0031	•
N	Number of pins					
IN	64					



### 5.2 Thermal characteristics

The maximum chip-junction temperature,  $T_{\rm J}$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J max = T_A max + (P_D max x \Theta_{JA})$ 

Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- P<sub>D</sub> max is the sum of P<sub>INT</sub> max and P<sub>I/O</sub> max (P<sub>D</sub> max = P<sub>INT</sub> max + P<sub>I/O</sub>max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

 $P_{I/O}$  max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I}/\mathsf{O}} \max = \Sigma (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$ 

taking into account the actual V\_{OL} / I\_{OL} and V\_{OH} / I\_{OH} of the I/Os at low and high level in the application.

Table 11. Package thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient LFBGA144 - 10 × 10 mm / 0.8 mm pitch	40	°C/W
	<b>Thermal resistance junction-ambient</b> LQFP144 - 20 × 20 mm / 0.5 mm pitch	30	
$\Theta_{JA}$	<b>Thermal resistance junction-ambient</b> LQFP100 - 14 × 14 mm / 0.5 mm pitch	46	0/10
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	45	

#### 5.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



#### 5.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 12: STM32F103xF and STM32F103xG ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xF and STM32F103xG at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

#### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82$  °C (measured according to JESD51-2),  $I_{DDmax} = 50$  mA,  $V_{DD} = 3.5$  V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8$  mA,  $V_{OL} = 0.4$  V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL} = 20$  mA,  $V_{OL} = 1.3$  V

P<sub>INTmax</sub> = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives:  $P_{INTmax} = 175 \text{ mW}$  and  $P_{IOmax} = 272 \text{ mW}$ :

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Thus:  $P_{Dmax} = 447 \text{ mW}$ 

Using the values obtained in *Table 11* T<sub>Jmax</sub> is calculated as follows:

- For LQFP100, 46 °C/W
- T<sub>Jmax</sub> = 82 °C + (46 °C/W × 447 mW) = 82 °C + 20.6 °C = 102.6 °C

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105 \text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 12: STM32F103xF and STM32F103xG ordering information scheme*).

#### Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 115 \text{ °C}$  (measured according to JESD51-2),  $I_{DDmax} = 20 \text{ mA}, V_{DD} = 3.5 \text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8 \text{ mA}, V_{OL} = 0.4 \text{ V}$   $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$   $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives:  $P_{INTmax} = 70 \text{ mW}$  and  $P_{IOmax} = 64 \text{ mW}$ :  $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus:  $P_{Dmax} = 134 \text{ mW}$ 




Using the values obtained in *Table 11*  $T_{Jmax}$  is calculated as follows:

- For LQFP100, 46 °C/W
- $T_{Jmax} = 115 \text{ °C} + (46 \text{ °C/W} \times 134 \text{ mW}) = 115 \text{ °C} + 6.2 \text{ °C} = 121.2 \text{ °C}$

This is within the range of the suffix 7 version parts (–40 <  $T_J$  < 125  $^\circ C$  ).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 12: STM32F103xF and STM32F103xG ordering information scheme*).







## 6 Part numbering

#### Table 12. STM32F103xF and STM32F103xG ordering information scheme

Example:	STM32 F103 RF T	6 xxx
Device family		
STM32 = ARM-based 32-bit microcontroller		
Product type		
F = general-purpose		
Device subfamily		
103 = performance line		
Pin count		
R = 64 pins		
V = 100 pins		
Z = 144 pins		
Flash memory size		
F = 768 Kbytes of Flash memory		
G = 1 Mbyte of Flash memory		
Package		
H = BGA		
T = LQFP		
Temperature range		
6 = Industrial temperature range, -40 to 85 °C.		
7 = Industrial temperature range, $-40$ to 105 °C.		
Options		

xxx = programmed parts TR = tape and real

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



## 7 Revision history

Date	Revision	Changes	
17-Feb-2010	1	nitial release.	
04-Mar-2010	2	LQFP64 package mechanical data updated: see <i>Figure 14: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline</i> and <i>Table 10: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package mechanical data.</i> Internal code removed from <i>Table 12: STM32F103xF</i> and <i>STM32F103xG</i> ordering information scheme.	



#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 17144 Rev 2