TW8817 - Digital LCD Panel Processor with built-in

MCU, NTSC/PAL/SECAM Decoder and TCON

Techwell Confidential. Information may change without notice



Disclaimer

This d ocument pro vides t echnical information for the user. Techwell Inc. rese rves the right to modify the information in this document as necessary. The customer should make sure that they have the most recent data sheet version. Techwell Inc. holds no responsibility for any errors that may appear in this document. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Techwell Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Introduction		0x006 - Analog Control Register (ACNTL)	
Applications		0x007 –Cropping Register, High (CROP_H)	
Built-in Microcontroller		0x008 –Vertical DelayRegister, Low(VDELAY_LO)	
TFT Panel Support		0x009 – Vertical Active Register, Low (VACTIVE_LO)	
On Screen Display		0x00A – Hoizontal Delay Register, Low(HDELAY_LO)	
Image Control		0x00B - Hoizontal Active Register, Low(HACTIVE_LO)	
Power Management		0x00C -Control Register I(CNTRL1)	
Timing Controller (TCON)		0x00D -CC Cortrol	
Miscellaneous		0x00E –WSS1	
Order Information		0x00F - WSS2	
Functional Description		0x010 - BRIGHTNESS Contif Register (BRIGHT)	
Overview		0x011 - CONTRAST Control Register (CONTRAST)	
Analog Front-end		0x012 – SHARPNESS Contol Register I (SHARPNESS)	
Video Decoder		0x013 – Chroma (U) Gain Register (SAT_U)	
Y/C separation		0x014 –Chroma (V) Gain Register (SAT_V)	
Color demodulation		0x015 – Hue Control Register (HUE)	
Automatic Chroma Gain Control		0x017 – Vertical Peaking Contol I	
Automatic standard detection		0x018 –Coring Cortrol Register (CORING)	
Component Processing		0x019 – Delta RGB Mode and ADC Combl Register	
Digital Input Support		0x01A – COEDS Status Register (CC_STATUS)	
TFT Panel Support		0x01B -CCEDS Data Register (CC_DATA)	53
Dithering		0x01C -Standard Selection (SDT)	
Image Control		0x01D – Standard Recognition (SDTR)	
Input Image Control		0x01E - Component Video Format (CVFMT)	
Image Scaling		0x01F— Test Combl Register (TEST)	
Color Space Conversion		0x020 - Clamping Qain (CLMPG)	
On chip OSD functions		0x021 — Individual AGC Gain (IAGC)	
TW8817 Basi register setting flow for Built-in OSD controller		0x022 – AGC Gairr (AGCGAIN)	
TW8817 Apha Bending for OSD Window		0x024—Clamp level (CLMPL)	
Microcontroller Interface		0x025- Sinc Amplitude (SYNCT)	
Built-in Minocontroller		0x026 - Sync Miss Count Rejister (MISSCNT)	
Power Management		0x027 - Clamp Position Register (PCLAMP)	
Closed Captioning and Etended Data Services		0x028 – Vertical Control I	56
Test Modes		0x029 –Vertical Control II	
TW8817 Package Pin Diagram		0x02A -Cdor Kiler Level Control	
Pin Description		0x02B -Camb Filter Control	
Parametric Information		0x02C -Luma Delay and HFilter Contol	
AC/DC Electrical Parameters		0x02D - Miscellaneous Contol Register I (MISC1)	
80-pin TQFP PackageMechanicalDrawing	36	0x02E -Miscellaneous Contrl Register II (MISC2)	
TW8817 Register Summary		0x02F-Miscellaneous Contol III (MISC3)	
General	38	0x030 -Macrovision Detection	
Decoder	38	0x031 -Chip STATUS II (CSTATUS2)	58
Decoder(Cont.)	39	0x032 -H Monitor (HFREF)	58
LCDC - Input Cortrol	40	0x033 -CLAMP MODE(CLMD)	58
LCDC -InputMeasurement	40	0x034 -ID Detection Control (NSENSSEN/PSEN/VKTH)	59
LCDC -Scaling	41	0x035 - Clamp Control (CLCNTL)	
LCDC - Image Adjustment		0x038 –Anti-Aliasing Fiter and DecodeContol	
LCDC -OSD		Flat Panel Display Registers	
LCDC -Display Cortrol	43	0x040to 0x04F – Scaler Input Contol Registers	
LCDC -Status & hterrupt		0x051 b 0x05C- hputFormat MeasurementRegisters	
LCDC –Power Management		0x060to 0x06B –Zoom Contol Registers	
LCDC -Cobr Enhancement		0x070to 0x07B – Image AdjustmentRegisters	
LCDC -ETC		0x07Cto 0x08B – Black/White Stretch Adjustment Registers	
LCDC -Gamma		0x092to 0x09D – OSD Contol Registers	
DAC		Low Speed ADC and MCU control Registers	
SSPLL		0x0C8to 0x0CA - LAID andMCU Control Registers	
CCFLControl		0x0D0to 0x0D3 – Status and Interrupt Registers	
Test Contil and PO TCON		0x0D4to 0x0D8 – Power Management Registers 0x0DAto 0x0DF –Cdor Erhancement	
LCDC -Sense		0x0E0 – Etc	
Test Contol		0x0F0-Gamma	
MCU SR Register		0x0F5- DAC Control	
W8817 Registers Description		0x0F6- DAC Control	
0x000 - Ploduct in Code Reguer (ID)		0x0F7 – DAC Control	
0x007 - Crip Salus Regiser (CSTA ioS)		0x0F9 to 0x0FE – Spread Spectum Synthesizer Control Registe	
0x003 -Reserved		0x0FF (br 0x1FF)	
0x004 -HSYNC Delay Control		0x130 -CCFL Control I	
0x005 –Reserved		0x131 -CCFL Theshold	
FECHWELL, INC.	2 RE	\	V. A
•		00/05/0	


TECHWELL, INC.

02/05/2008

0x132 - CCFL Control II	85
0x133 - CCFL PWM	85
0x134 – CCFL Dim Frequency	
0x135 – CCFL Dim Control	86
0x136 – PWMTOP	
0X130 - FVVIVITOF	00
0x137 - Spread Spectum Synthesizer Control Registers	86
0x140 to 0x141 - GPO	86
0X157 to 0x15A, 0x1F0 to 0x1F9 – Debug Registers	
Timing Controller Configuration Registers	88
0x175 - Polarity and Latch Pulse Control Register	88
0x176 – GPIO Pixel Count High Register	
0x177 – GPIO Pixel Count Low Register	88
0x178 - GPIO Line Count High Register	88
0x179 – GPIO Line Count Low Register	
0x17A – GPIO Frame Count Register	88
0x17B - TCON and Delta RGB Misc. Control Register	88
0x180 - Output Mode Control Register	
0x181 – Display Control Register	89
0x182 - Display Direction Control Register	QΩ
0x183 - Control Signal Polarity Selection Register	
0x184 – Control Signal Generation Method Register	91
0x185 – Inversion signal operating period register	
0x18A – Special Companies LCD Module Control Register	
0x18B - REVV(TCPOLP) / REVC(TCPOLN) Control Regist	ers. 92
0x18C – Vertical Active Start High Register	
0x18D - Vertical Active Start Low Register	
0x18E – Vertical Active End High Register	92
0x18F – Vertical Active End Low Register	
Column Driver Chip Control Signals Relative Registers	
0x190 – Polarity Control High Register	93
0x191 - Polarity Control Low Register	93
0x192 - Load/Latch Pulse Start High Register	93
0x193 – Load/Latch Pulse Start Low Register	93
0x194 - Load/Latch Pulse Width High Register	93
0x195 - Load/Latch Pulse Width Low Register	Q3
0x19A – Column Driver Start Pulse High Register	
0x19B - Column Driver Start Pulse Low Register	94
0x19C - Column Driver Start Pulse Width High Register	94
0x19D - Column Driver Start Pulse Width Low Register	94
Row Driver Chip Control Signals Relative Registers	94
0x1A0 - Clock Start Pulse High Register	94
0x1A1 - Clock Start Pulse Low Register	
OATAT - Clock Start Luise Low Register	
0x1A2 - Clock Start Pulse Width High Register	
0x1A3 - Clock Start Pulse Width Low Register	94
0x1A4 – Row Start Pulse High Register	
0x1A5 – Row Start Pulse Low Register	
0x1A6 – Row Start Pulse Width High Register	95
0x1A7 - Row Start Pulse Width Low Register	95
0x1AC – Row Output Enable High Register	
0x1AD – Row Output Enable Low Register	
0x1AE - Row Output Enable Width High Register	95
0x1AF – Row Output Enable Width Low Register	
0x1B0 – Panel type Select Register	
Analog Sense Block Register	96
0x1B1 - Analog Sense Block Clock generation register	
MCU SFR Register	
0x9A – MCU Bank Select Register	
0x9B – MCU Misc. Control Register	97
0x9C - MCU External Timer Clock 0 Divider High Register	
0x9D – MCU External Timer Clock 0 Divider Low Register	97
0x9E – MCU External Timer Clock 1 Divider High Register	97
0x9F – MCU External Timer Clock 1 Divider Low Register	97
0x93 – MCU External Timer Clock 2 Divider High Register	
0.04 MOLEStand Time Clock 2 Divide Flight Register	97
0x94 - MCU External Timer Clock 2 Divider Low Register	
Copyright Notice	98
Trademark Acknowledgment	
Disclaimer	
Life Support Policy	
LUE AUDDON POUCY	98

TECHWELL, INC. 3 RE

Introduction



Applications

- Mobi ILCDTVs
- Rear seat entertainment
- Portable DVD, PMP and HMD (Head Mount Display)

Features

The TW8817 is a I ow co st high quality TFT pan el controller w ith embedd ed NTSC/PAL/SECAM TV decoder. It incorporates all the features required to create multi-purpose low cost LCD TV systems in a si ngle package. It contain s a II the ci rcuits req uired to adapt standard NTSC/PAL/SECAM analog TV input signals for display on various TFT LCD panel types. An integrated timing controller allows direct in terface with digital LCD panels. Its versatile analog in puts allow CVBS, S-video, signal to be connected simultareously.

Other features include: high quality a daptive 4 H Comb Filter, downscaling to QVGA output resolution, interlaced and progressive ITU 656 input support, 2D de-interlacer and panaromic scaler, and multi-window programmalbe OSD. It also includes image enhancement functions such as black and white stretch, 2D peaking, CTI, and favorite color enhancement to further improve picture quality. it also includes cost sa ving fea ture I ike CCFL controller, charge pump booster and programmable panel offset control. In addition, TW8817 has built-in microcontroller with external SPI interface.

Analog Video Decoder

NTSC (M, 4.34) and PAL (B, D, G, H, I, M, N, N combination), PAL (60), SECAM with automatic format detection

- Advanced synchronization processing for VCR trick play signal
- Two 10-bit ADCs and analog damping circuit.
- Built-in analog anti-aliasing filter
- Fully programmable static gain or automatic gain control for the Yor CVBS channel
- Programmable white peakcontrol for theY or CVBS channel
- Software selectable analog inputs allows any of the following combinations:
 - 3 composite video
 - 1 S-Video
- 4-H adaptive comb filter Y/C separation
- PAL delay line for color phase error correction
- Digital PLL for both color and horizontal locking
- Programmable hue , br ightness, s aturation, contrast, sharpness, Garma control, and noise suppression
- Automatic color control and color killer
- Detection of level of copy protection according to Macrovision standard

Built-in Microcontroler

- Support external SPI Interface
- Support I2C Master interface with GPIO
- Support Up to 4 MCUGPIO
- Support UART interface with GPIO
- Support IR or interrupt with GPIO

TFT Panel Support

- Supports a wide variety of Digital single pixel active matrix TFT panels
- Supports 3, 4, 6 bits per pixel format

On Screen Display

- Built-in OSD controller with integrated character ROM and programmable RAM font.
- Multi-window OSD support with color pallet
- Support OSD ovelay with alpha blenidg

TECHWELL, INC. 5 *REV.* A 02/05/2008

Image Control

- Programmable hue, brightness, saturation, contrast
- Sharpness control with vertical peaking
- Programmable color transient improvement control
- Built-in de-interlacing engine
- Independent RGB gain and offset controls
- Pa norama / Water-glass scaling
- YCbCr hue adjustment
- Programmable Gamma correction tables

Power Management

- Supports Panel power sequencing.
- Supports DPMS for monitor power management.
- 1.8 / 3.3 V operation

Timing Controller (TCON)

- Support programmable interface signals for control
- Built-in YCbCr to RGB color space converter
- Black/White Stretch
- Programmable favorite color enhancement

Column (source) driver / row (gate) driver

Miscellaneous

- Supports 2-wire serial bus interface
- Spread spectrum PLL
- C CFL controller
- LED controller
- Low-speed ADC for KEY scan
- Programmable panel VCOM offset control
- 5V tolerant I/O
- Power-down mode
- Typical power consumption less than TBD
- Single 27MHz crystal
- 80-pinTQFP package

Order Information

Package Description

Part #	Name	Description	Pins	Body Size (mm)
TW8817	TQFP	Thin Quad Flat Package	80	12x12





Figure 1 TW8817 Flat Panel TV/Monitor controller functional block diagram



Digital LCD Panel

Figure 2 TW8817 Flat Panel TV/Monitor controller system block diagram

Functional Description

Overview

Techwell's TW8817 Flat Panel TV/Monitor controller is a low cost high quality TFT panel controller with embedded NTSC/PAL/SECAM TV decoder. This unique level of mixed signal integration enables the panel to be used as a stand-alone analog TV. Separated digital inputs allow it to be used as a high quality computer monitor. It in corporates easy-to-operate and powerful features in a single package for multipurpose PC display and LCD/TV entertainment systems.

The TW8817 contains all the logic required to convert standard TV, DTV, and PC monitor signals to the digital control and data signals required to drive various TFT panel types. It supports TFT panel resolutions up to WXGA.

The chip accepts CVBS (composite) analog input or S-video analog input, up to two CVBS inputs or one S-video input.

The integrated analog front-end contains 2 A DCs with clamping circuits and Automatic Gain Control (AGC) circuit to minimize external component count. It employs a 4H, 5-line adaptive comb filter and proprietary Y/C processing technologies to produce exceptionally high quality pictures.

The chip's internal logic synchronizes the panel frame rate to the incoming input frame rate. A high quality image-scaling engine is used to convert the lower resolution formats or high resolution DTV formats to the output panel resolution. An internal de-interlacing engine also allows interlaced video to be supported.

On Screen Display is supported through on-chip OSD ROM/RAM combination for maximum flex ibility. A Closed Caption decoder is built in. The TW 8817 also accepts a 16 bit digital RGB in put from external digital sources for use as Navigation monitor. In addition, it accepts 8/16 bits digital YCbCr input for direct connection with other digital source like MPEG decoder.

The TW8817 also supports TFT panel power sequencing, DPMS (VESATM Display Power Management Signaling) signaling and power management. The control interface is a 2 -wire serial bus interface. The TW8817 core operates at 1.8 V, the IO at 3.3 V and packaged in a 80-pin TQFP package.

Analog Front-end

The analog front-end converts analog video signals to the required digital format. There are three analog channels. Each channel contains clamping circuit, AGC circuit, Anti-aliasing filter and high performance ADCs to minimize the external component used. There are total 3 analog inputs for maximum flexibility. Software selectable analog inputs allow many possible input combinations between composite video, Svideo.

Video Decode

The video de coder of TW8817 cons ists of synchronization, Y/C separation, co lor dec oding an d component processing circuits. The sync processor contains digital phase-locked-loop and decision logic to achieve reliable sync detection in stable signal as well as in non-standard signals such as those from VCR playback. It also provides exceptional weak signal performance.

Y/C separation

The Y/C separation block provides the luma / chroma separation for the composite video. For NTSC and PAL standard signals, this is achieved through high quality 5-line adaptive comb filter. For SECAM standard signals, adaptive notch/band-pass filter is employed. Due to the line buffer used in the comb filter, there is always two lines processing delay in the output images no matter what standard or filter option is chosen. If notch/band-pass filter is selected, the characteristics of the filters are shown in the filter curve section.

Color demodulation

The color demodulation for NTSC and PAL standard is done by quadrature mixing the chroma signal to the base band. The sub-carrier signal for use in the color demodulator is generated by direct digital synthesis PLL that locks onto the input sub-carrier reference (color burst). This arrangement allows any sub-standard of NTSC and PAL to be demodulated easily. For the PAL system, the PAL ID is identified to aid the PAL color demodulation. The SECAM demodulation process is done through FM demodulation and de-emphasis filter. The chroma carrier frequency is identified and used to control the SECAM color demodulation.

Automatic Chroma Gain Control

The Au tomatic Chr oma Ga in Co ntrol (ACC) co mpensates for reduced amp litudes caused by high-frequency loss in video signal. The range of ACC con trol is -6db to +2 4db. For low color amplitude signals, black and white video, or very noisy signals, the color output will be "killed". The threshold has programmed hysteresis to prevent oscillation of the color killer operation. This function can be disabled by programming a low threshold value.

Automatic standard detection

The TW8817 has build-in automatic standard discrimination circuitry. The circuit uses burst-phase, burst-frequency and frame rate to identify NTSC, PAL or SE CAM color signals. The standards that can be identified are NTSC (M), NTSC (4.43), PAL (B, D, G, H, I), PAL (M), PAL (N), PAL (60) and SECAM (M). Each standard can be included or excluded in the standard recognition process by software control. The identified standard is in dicated by the Standard Selection (SDT) register. A utomatic standard detection can be overridden by software controlled standard selection.

TW8817 supports all common video formats as shown in Table 1. The vide o decoder needs to be programmed appropriately for each of the composite video input formats.

Table 1. Video Input Formats Supported by the TW8817

Format	Lines	Fields	Fsc	Country	
NTSC-M	525	60	3.58 MHz	U.S., many others	
NTSC-Japan (1)	525	60	3.58 MHz	Japan	
PAL-B, G	625	50	4.43 MHz	Many	
PAL-D	625	50	4.43 MHz	China	
PAL-H	625	50	4.43 MHz	Belgium	
PAL-I	625	50	4.43 MHz	Great Britain, others	
PAL-M	525	60	3.58 MHz	Brazil	
PAL-CN	625	50	3.58 MHz	Argentina	
SECAM	625	50	4.406MHz 4.250MHz	France, Eastern Europe, Middle East, Russia	
PAL-60	525	60	4.43 MHz	China	
NTSC (4.43)	525	60	4.43 MHz	Transcoding	

Notes: (1). NTSC-Japan has 0 IRE setup.

Component Procesing

The TW8817 adjusts brightness by adding a programmable value (in register BRIGHTNESS) to the Y signal. It adjusts the picture contrast by changing the gain (in register CONTRAST) of the Y signal.

The TW8817 also provides a sharpness control function through control registers. It provides the control in 16 steps up to +12db. The center frequency of the enhancement curve is selectable by software control. It also provides a high frequency coring function to minimize the amplification of high frequency noise. To further enhance the image, a programmable vertical peaking function is pro vided for up to +6db of enhancement.

The TW8817 provides the Color Transient Improvement function to further enhance the image quality. The CTI enhance the color edge transient without any hue distortion.

The color saturation can be adjusted by changing the gain of Cb and Cr signals for all NTSC, PAL and SECAM formats. The Cb and Cr gain can be adjusted independently for flexibility.

Digital Input Support

In addition to analog inputs, the TW8817 has a 16-bit digital input for YCbCr or RGB data. External ADCs can be used to make the conversion from analog component inputs to digital YCbCr or RGB to support of DTV 48 0p, 72 0p, and 1080i, or PC VG A in puts f rom QVGA to WXGA. The input in cludes VSYNC, HSYNC, pixel clock and the optional data qualifier. For interlaced video, the timing relationship between VSYNC and HSYNC determine the field flag. The optional data qualifier is needed when input video data is not continuously valid within a line.

TFT Panel Support

The TW8817 supports varieties of Digital active matr ix TFT panels with one pix el per clock mode. It supports panel with resolution up to WXGA resolution.

Dithering

If the color depth of the input data is larger than the LCD panel color depth, the TW8817 can be set to dither the image. Up to four bits of apparent color depth can be added with the internal dithering ability of the TW8817. This allows LCD panels with 4, 6 or 8 bits per color per pixel to display up to 16.8 million colors and LCD panels with 3 bits per color per pixel to can display up to 2.1 million colors.

The TW8817 uses both spatial and frame modulation dithering. When dithering with the least significant 4-bits of input data the TW8817 uses spatial modulation with 4x4 blocks of pixels. When dithering with the least significant 1 to 3 bits of input data, the TW8817 uses both spatial modulation with 2x2 pixel blocks, and frame modulation.

Image Control

Input Image Control

The input cropping control provides a way for programming the active display window region for the selected input video or graphic. In the normal operation, the first active line starts with the VSYNC signal. This and vertical active length register setting are used to determine the active vertical window. The active pixel starts HSYNC. This and the horizontal active width register are used to determine the active horizontal window. The vertical window is programmed in line increments. The horizontal window is programmed in one pixel increments for single pixel input mode or two pixels increments for double pixels input mode. If dataqualifier is used, then onlyqualified pixels will be counted in the window size.

Image Scaling

The TW8817 internal image-scaling engine operates in several modes. The first is the bypass mode. No image scaling is done in this mode. The number of active output lines per frame and the number of active output pixels per line are identical to the input active lines and pixels, respectively. This mode is best used for displaying computer graphic at panel's native resolution.

By default, the input active window is zoomed up to the full screen for display. This is used for non-interlaced data like PC graphics or progressive scan video. The vertical and horizontal magnification ratio can be adjusted independently. Since the TW8817 has no frame buffer, the zoom ratio and output clock rate should be coordinated appropriately to avoid internal bufferover-run.

The TW8817 has a de-interlacing mode to process interlaced video inputs. In this mode, every input field is zo omed to the full output frame resolution. A proprietary low angle compensation circuitry adaptively corrects the interpolation process to result in smooth video rendering. The de-interlaced fields can also be properly compensated to have fields aligned correctly to a void any a rtifacts. The offset can be programmed to provide maximum flexibility.

The horizontal scaler can be programmed to perform panoramic or water-glass scaling for displaying 4:3 input on a 16:9 display.

Image Enhancement Processing

Adaptive Black/White Stretch

This feature is to expand dynamic range of the input image, which creates more vivid image impression.

Favorite Color enhancement

This feature allows enhancement of color that is not primary color. Up to three user programmable colors can be selected for enhancement. The gain for each color selected is adjustable for maximum flexibility. It yields rich and colorful video images.

Display Timing

The TW8817 is operated in Frame Sync mode only with no external memory required. In this mode, the output frame rate is synchronized with the input frame rate. Since there is no frame buffer, the display clock frequency and zoom ratio have to be properly selected to match the panel resolution. The internal scaling engine a bsorbs the difference between the input line rate and output line rate as well as the difference between the input pixel rate and output pixel rate.




Figure 3 Flat Panel Output Signals

The frequency of the Flat Panel Clock Output pin can be controlled by an internal Spread Spectrum PLL or by an external oscillator connected to the PLLCKI pin. When the internal frequency multiplier is being used, the frequency of the Flat P anel Clock O utput signal is determined by F PLL value and the post divider.

Frequency FPCLK =
$$\frac{108MHz \times FPLL}{2^{17} \times 2^{POST}}$$

Color Space Conversion

The TW8817 has built-in YCbCr to RGB color space converter for the internal decoder output and the digital YCbCr input. The internal circuit will clamp the Y data value to the range of 16 to 235 for an 8-bit input. It also clamps the CbCr data value to the range of 16 to 240 in compliance with the CCIR601 standard.

On Screen Display

The TW8817 supports built-in OSD controller with integrated character ROM and programmable RAM font. The OSD display is independent of the input active window setting or the scaling ratio.

The on-chip OSD controller is a character-based controller. The pre-defined character or graphic bit map is stored in the internal ROM. There are a total of 202 built-in fonts. Each character is 12 pixels wide by 18 pixels high. The characters can be displayed on the screen in four user defined window locations of any size from 1 to 256 characters. The spaces between characters are also programmable. There is a limit of 256 characters that may be displayed on screen at one time in all windows combined. The attributes of each window can also be set to give it a shadow effect or 3-D effect. In addition, the characters can be expanded by a factor of 2,3 or 4 in vertical or horizontal directions and have the italic effect, under line effect on a character by character basis.




Figure 4 Font ROM Characters and Addresses

On chip OSD functions

% Font ROM: 202 Characters Capitalized English Alphabet, Numbers, Monitor Common Control Image, Special Alphabet Formatted: Bullets and Numbering Characters % Font SRAM: Max 75 User Programmable Single Color Font or Max 25 User Programmable Multi-ColorFont Supports (2048x8 SRAM) Single Color / Multi-Color Fonts Combine Number: defined by user. (Multi-Color start address can change.) % Character Register SRAM: 256 Location (8-bit Font Address + 11-bit Character Attribute, 256x20 SRAM) % Characters Formatted: Bullets and Numbering Character Color: 16 colors Character Background Color: 16 colors Character Blinking: Enable/Disable, 1 Hz Blinking frequency Character Italic Effect: Enable/Disable Character Under Line Effect: Enable/Disable (Multi OSD Window Display Case: Chip has a limitation) Character Space: Both H and V programmable by number of pixels Formatted: Bullets and Numbering Quick Character Change in Window: Programmable Start Address and Buffer Size Programmable OSD Color Palette Support Re-designed OSD Font Supporting Standard Alpha-Numerical Character Set % Windows Formatted: Bullets and Numbering Number of Windows: 4 Independent Windows Window Color: 16 cdors Window Zoom: 2, 3, 4 times zoom by dot number, H/V separate zooming control Window Position: Programmable H Direction: 1-pixel per step, V Direction: 1-Line per step Window Size: Both H and V programmable by number of characters Formatted: Bullets and Numbering Window Bordering/Shadowing Effect: 4 Independent Windows Enable/Disable Control Window Alpha Blending Control: 4 Independent Windows Control → 16 Different Color for Alpha Blending support(4-bit control) Window 3-D Effect: 4 Independent Windows Enable/Disable Control Window Border Color: 16 Colors Formatted: Bullets and Numbering Window Border Width: programmable

TECHWELL, INC. 17 *R EV. A* 02/05/2008

TW8817 Basic register setting flow for Built-in OSD controller

Step_1: OSD_WINDOW_CONFIGURATION setting

1.	OSD Window Select	0x09E, bit1-0
2.	OSD Window Disable	0x09F, bit0
3.	OSD Window Zoom multiplier	0x0A9, bit7-6: V, bit5-4:H
4.	OSD Window Background B Color	0x09F, bit6-4
5.	OSD Window Background G Color	0x09F, bit6-4
6.	OSD Window Background R Color	0x09F, bit6-4
7.	OSD Window Background Color Extension	0x09F, bit7
8.	OSD Window 3-D Effect Top/Bottom Mode Select	0x09F, bit3
9.	OSD Window 3-D Effect Level Select	0x09F, bit1
10.	OSD Window 3-D Effect Enable/Disable 0x0	9F, bit2
11.	OSD Window H-Start Location (see details in next page)	0x0A1, bit0-7
		0x0A0, bit2-0
12.	OSD Window V-Start Location (see details in next page)	0x0A2, bit0-7
		0x0A0, bit5-4
	OSD Window Width	0x0A3, bit0-5
	OSD Window Height	0x0A4, bit0-5
	OSD Window Border_Line Width	0x0A5, bit0-3
	OSD Window Border_Line B color	0x0A5, bit4-6
	OSD Window Border_Line G color	0x0A5, bit4-6
	OSD Window Border_Line R color	0x0A5, bit4-6
19.	OSD Window Border_Line Enable	0x0A5, bit7
20.	OSD Window Border Color Extension	0x0A6, bit7
21.	OSD Window Shadow Width	0x0AB, bit0-3
22.	OSD Window Shadow B color	0x0AB, bit4-6
	OSD Window Shadow G color	0x0AB, bit4-6
24.	OSD Window Shadow R color	0x0AB, bit4-6
25.	OSD Window Shadow Enable	0x0AB, bit7
26.	OSD Window Shadow Color Extension	0x0AD, bit7
	OSD Window H-Space Width (Between Border_line and Characters)	0x0A6, bit0-6
28.	OSD Window V-Space Width (Between Border_line and Characters)	0x0A7, bit0-6
29.	Character H-Space Width (Between Character and Character)	0x0A8, bit0-3
		0x0AE, bit2
30.	Character V-Space Width (Between Character and Character)	0x0A8, bit4-7
		0x0AE, bit3
	OSD Window Alpha Blending Color Select	0x09E, bit4-7
	OSD Window Alpha Blending Value Control	0x0AC, bit0-3
	Window content start address	0x096
34.	Repeat 1-32	

Step_2: OSD_COLOR_ATTRIBUTE / FONT setting (OSD RAM)

1. Enable OSD RAM Access -0x094 (bit0 = 0)

- 0x095, 0x096 2. OSD RAM Address

- The first address is Step_1_33 Window content start address.

3. OSD RAM Data Port High (Font Address)

- 0x097 Data is written to above address automatically.
 0x094_[7] = 0 or 0x097=8'hff: FONT_ROM h00 to hC9 (202 characters)
 0x094_[7] = 1 or 0x097=8'hfe: FONT_RAM h00 to h4A (Max 75 characters)

TECHWELL, INC. 18 R EV. A 02/05/2008

- 4. OSD RAM Data Port Bit17(Italic Effect), Bit18(Under Line Effect)
 - 0x094 Bit6, Bit5, Bit4 Data is written to above address automatically.
- 5. OSD RAM Data Port Low (Color Attribute)
 - 0x098 Data is written to above address automatically.
- 6.Repeat 2), 3), 4), 5)
- The address should be increased by one each.

Step_3: COLOR LOOK-UP TABLE setting

- 1. Select Color Look-Up Table Write Address
- 0x09C (bit[3:0])
- BIT[3:0]: These 4 bits specify one of the 16 entries in the look-up table. Each entry is indexed to a different color by its content.
- There are 256 colors available; but only sixteen of them are accessible by OSD controller at a given time.

BIT[3:0]	Default Value
0000	00h (000,000,00)
0001	03h (000,000,11)
0010	1Ch (000,111,00)
0011	1Fh (000,111,11)
0100	E0h (111,000,00)
0101	E3h (111,000,11)
0110	FCh (111,111,00)
0111	FFh (111,111,11)
1000	49h (010,010,01)
1001	02h (000,000,10)
1010	10h (000,100,00)
1011	12h (000,100,10)
1100	80h (100,000,00)
1101	82h (100,000,10)
1110	90h (100,100,00)
1111	92h (100,100,10)

- 2. Color Look-Up Table control bits setting
- 0x09D
- The data of the Look-Up Table is accessed through 0x09D.
- An index 0x09D register write strobes the data into the corresponding entry pointed by 0x09C[3:0].
- Control BIT[7:5] → These bits assigned for R color(select one of 8 R color intensities).
- Control BIT[4:2] → These bits assigned for G color (select one of 8 G color intensities).
- Control BIT[1:0] → These bits assigned for B color(select one of 4 B color intensities).

R Color Table	Table Setting	G Color Table	Table Setting	B Color Table	Table Setting
→ BIT[7:5]	Value	→ BIT[4:2]	Value	→ BIT[1:0]	Value
000	8'd0	000	8'd0	00	8'd0
001	8'd32	001	8'd32	01	8'd64
010	8'd64	010	8'd64	10	8'd128
011	8'd96	011	8'd96	11	8'd255
100	8'd128	100	8'd128		
101	8'd160	101	8'd160		
110	8'd192	110	8'd192		
111	8'd255	111	8'd255		

3. Repeat 1),2) to program each entry of the Look-Up Table.

Step_4: FONT_RAM_DATA setting (FONT RAM)

- 1. Enable FONTRAM Access 0x094 (bit0 = 1)
- 2. Programmable SRAM Address Start Position Setting for Multi-Color Font.
 - 0x09B - 0x099
- 3. FONT RAM Address Setting 8 bits(h00 h4A)
- h00~h4A: Single Font RAM(75 Programmable Characters)
- h00~h4A: Multi-Cdor Font RAM(25 Programmable Characters)

ex) 0x09B == h2D Setting Case

- → h00 ~ h2C : Single Font RAM(45 Programmable Characters)
- → h2D ~ h4A : Multi-Color Font RAM(10 Programmable Characters)

h2D(R-cdor), h2E(G-color), h2F(B-cdor) are one set for 1 multi-cdor font.

- 4. FONT RAM Data Port
- 0x09A Data is written to above address automatically.
- 5. Repeat (4) at 27 times for one FONT RAM Data
- the internal address automatically increases by one each.
- 6. New FONT RAM Address Setting 8 bits
- 7. Repeat 3),4),5)
- The FONT RAM Address should be increased by one each.

Note) As for the FONT RAM configuration and font bit mapping, see the detailed description

Step_5: End of OSD setting and Enable OSD

- 1. Disable OSD RAM/FONT RAMAccess
- 2. OSD Window Enable

- -0x094 (bit0 = 0)
- 0x09E bit[1:0] window select
- → 000: Window1, 001: Window2, 010: Window3, 011: Window4
- bit0 = 1 of 0x09F

OSD Window Start Location: Built-in OSD controller


OSD window H_start location (N): 0x09E bit[1:0] window select, 0x0A2,0A0 increment by 1 at a time N = 0, 1, 2, 3... Pixel 1 when N = 0,1

Ν	OSD_Window Start_Pixel
1	pixel 1 (begin with pixel 1)
2	pixel 2
3	pixel 3
N	pixel N

OSD window V_start location (M) : 0x09E bit[1:0] window select, 0x0A2,0A1 increment by 1 at a time M = 0, 1, 2, 3... Line 1 when M = 0, 1

М	OSD_Window Start_Line
1	line 1 (begin with line 1)
2	line 2
3	line 3
М	line M


OSD_RAM Configuration




The characters can be displayed on the screen in four user defined window locations of any size from 1 to 256 characters. There is a limit of 256 characters that may be displayed on screen at one time in all windows combined.

Example

Window #1: Address 0 – 2 (3 characters) Window #2: Address 3 – 100 (98 characters) Window #3: Address 101–254 (154 characters) Window #4: Address 255 (1 character)





TW8817 Alpha Blending for OSD Window


The TW8817 uses "Alpha Ble nding" in OSD 4 separation windows & 16 separation colors. Alpha blending mixes (adds) the video signal and OSD signal at the following specified levels. In other words, alpha blending determines the transparency of the OSD window each color to in relation to video signal. When alpha blending is disabled, only OSD data is displayed in OSD window.

The alpha blending level selection are 4-bit assigned, it can support 8 different level control.

The alpha blending level bits and alpha blending color selection bits are in register 0x09E, 0x0AC for each windows (Window Control by register 0x9E bit[1:0]).

	Vi deo Level
0.0 0000	0 %
0001 1	2.5
0010 2	5.0
0011 3	7.5
0100 5	0.0
0101 6	2.5
01107	5.0
0111 8	7.5
1000 1	00

Alpha Blending Concept:



Microcontroller Interface

The TW8817 registers are accessed via 2-wire serial bus interface. It operates as a slave device. Serial clock and data lines transfer data from the bus master at a rate up to 400 Kb/s.

Built-in Microcontroller

TW8817 has built-in microcontroller which supports several interface.

- Support external SPI Interface.
- Support I2C Master interface with GPIO { Port 1.0 SCL, Port 1.1 SDA}.
- Support up to 8 MCU GPIO { Port 2.0 GP0 ~ Port 2.7 GP7}.
- Support UART interface with GPIO { Port 3.0 RXD, Port 3.1 TXD}.
- Support IR or interrupt with GPIO { Port3.2 IR}.

Power Managment

The TW8817 supports panel power sequencing. Typical TFT panels require different parts of the panel power to be applied in the right sequence to avoid premature damage to the panel. Pins are provided to control the panel backlight generator, digital circuitry and panel driver, separately. The TW8817 controls the power up and power down sequence for the LCD panels. The time lapses between different stages of the sequence are independently programmable to meet various power sequencing requirements.

The TW8817 also supports VESATM DPMS for monitor power management. It can detect the DPMS status from in put s ync s ignals and au tomatically change into On/Off mode. To s upport the power management, the TW8817 has three operating modes: Power On mode, Power Off mode, and Panel Off mode. All the DPMSpower saving mode will be covered by the Power Off mode.




Figure 5 Typical CC/EDS scan line waveform

Closed Captioning and Extended Data Services

Closed Caption (CC) vertical blanking interval scan lines are on the odd field NTSC line 21. Extended Data Services (EDS) scan lines are on the even field NTSC line. A Closed Caption (CC) scan line on an NTSC-based system is made of 25 bit periods at a 0.503MHz rate. The data is an analog signal beginning with a packet header. It contains a Clock Synchronization Code consisting of 14 bits of double-frequency run-in clock at 1.006 MHz, a 2-bit framing code. The data of 16 bits/2 bytes follows the packet header. Each of these 2 bytes is a 7 bit+ odd parity ASCII character which represents text or cortrol characters for positioning or display control. For the purposes of CC or EDS, only the Y component of the video signal is used. Therefore, the input composite video has to go through the Y/C separation to extract Y component for further decoding. The TW8817 can be programmed to decode CC or EDS data by setting register 0x1B. Since the CC and EDS are independent, there could be one or both in a particular frame. A typical waveform is shown in Figure 5.

In the CC/EDS decode mode, the decoder monitors the appropriate scan lines looking for the clock run-in and startbits pattern. It found it locks to the clock run-in, the caption data is sampled and loaded into shift registers, and the data is then transferred to the caption data FIFO. The TW8817 provides a 16 x 10 location FIFO for storing CC/EDS data. Once the video decoder detects the start signal in the CC/EDS signal, it captures the low byte of CC/EDS data first and checks to see if the FFO is full. If the FIFO is not full, then the data is stored in the FIFO, and is available to the user through the CC_DATA register (0x1A). The high byte of CC/EDS data is captured next and placed in the FIFO. Upon being placed in the 10-bit FIFO, two additional bits are attached to the CC/EDS data byte by TW8817's CC/EDS decoder. These two bits indicate whether the given byte stored in the FIFO corresponds to CC or EDS data and whether it is the high or low byte of CC/EDS. These two bits are available to the user through the CC_STATUS register bits CC_EDS and LO_HI, respectively. As stored in the FIFO, LO_HI is bit 8 and CC_EDS is bit 9. Additionally, the TW8817 stores the results of the parity check in the PARITY_ERR bit in the CC_STATUS register.

The 16-location FIFO can hold eight lines worth of CC/EDS data, at two bytes per line. Initially when the FIFO is empty, bit Empty in the CC_STATUS register (0x1A) is set low and indicates that no d ata is available in the FIFO. Subsequently, when data has been stored in the FIFO, the Emptybit is set to logical high. Once the FIFO is half full, the CC_VALID interrupt pin signals to the system that the FIFO contents should be read in the near future. The CCVALID bit is enabled via a bit in the CC_STATUS register (0x1A). The system controller can then poll the CCVALID bit in the STATUS register (0x00) to ensure that it was the TW8817 that initiated the CCVALID interrupt.

When the first byte of CC/EDS data is decoded and stored in the FIFO, the data is immediately placed in the CC_DATA and CC_S TATUS registers and is available to be read. Once the data is read from the CC_DATA register, the information in the next location of the FIFO is placed in the CC_DATA and CC_STATUS registers. If the controller in the system ignores TW 8817's CCVALID bit for a sufficiently long period of time, then the CC/E DS FIFO will become full and the TW8817 will not be able to write additional data to the FIFO. Any incoming bytes of data will be lost and an overflow condition will occur; bit Overflow in the C C_STATUS register will be set to a logical one. The system may clear the overflow condition by reading the CC/EDS data and creating space in the FIFO for new information. As a result, the overflow bit is reset to a logical zero.

There will routinely be asynchronous reads and writes to the CC/EDS FIFO. The writes will be from the CC/EDS circuitry and the reads will occur as the system controller reads the CC/EDS data from TW8817. These reads and writes will sometimes occur simultaneously, and the TW8817 is designed to give priority to the read operations. In the case where the CC_DATA register data is specifically being read to clear an overflow condition, the simultaneous occurrence of a read and a write will not cause the overflow bit to be reset, even though the read has priority. An additional read must be made to the CC_DATA register in order to clear the overflow condition. As always, the write data will be lost while the FIFO is in overflow condition.

Two Wire Serial Bus Interface

The two wire serial bus interface is used to allow an external micro-controller to write control data to, and read control or other information from the TW8817 registers. SCLK is the serial clock and SDAT is the data line. Both lines are pulled high by resistors connected to VDD. I Cs communicate on the bus by pulling SCLK and SDAT low through open drain outputs. In normal operation the master generates all clock pulses, but control of the SDAT line alternates back and forth between the master and the slave. For

Deleted: The FIFO is reset when both CC and EDS bits are disabled in the CC_STATUS register; any data in the FIFO is lost.¶




Figure 6 Definition of two-wire serial bus interface bus start and stop




Figure 7 One complete serial bus interface register write sequence

both read and write, each byte is transferred MSB first, and the data bit is valid whenever SCLK is high.

The TW8817 is o perated as a bus slave device. The most significant 7-bits are fixed. The 7-bit address field is concatenated with the read/write control bit to form the first byte transferred during a new transfer. If the read/write control bit is high the next byte will be read from the slave device. If it is low the next byte will be a write to the slave. When a bus master (the host microprocessor) drives SDAT from high to low, while SCLK is high, th is is def ined to be a start condition (See Fig ure 6.). All sl aves on the bus listen to determine when a start condition has been asserted.

After a start condition, all slave devices listen for their device addresses. The host then sends a byte consisting of the 7-bit slave device ID and the R/W bit. This is shown in Figure 7. (For the TW8817, the next byte is normally the index to the TW8817 registers and is a write to the TW8817 therefore the first R/W bit is normally low.)

After transmitting the device a ddress and the R/W bit, the master must release the SDAT line while holding SCLK low, and wait for an acknowledgement from the slave. If the address matches the device address of a slave, the slave will respond by driving the SDAT line low to acknowledge the condition. The master will then continue with the next 8-bit transfer. If no device on the bus responds, the master transmits a stop condition and ends the cycle. Notice that a successful transfer always includes nine clock pulses.

To write to the internal register of the TW8817, the master sends another 8-bits of data, the TW8817 loads this to the register pointed by the internal index register. The TW8817 will acknowledge the 8-bit data transfer and automatically increment the index in preparation for the next data. The master can do multiple writes to the TW8817 if they are in ascending sequential order. After each 8-bit transfer the TW8817 will acknowledge the receipt of the 8-bits with an acknowledge pulse. To end all transfers to the TW8817 the host will issue a stop condition.




Figure 8 One complete serial bus interface register read sequence

Table 2 TW8817 serial bus interface 7-bit slave address and read write bit

Serial Bus Interface 7-bit Slave Address					Read/Write bit		
4	000			4	•	4	1= Read
1	000				U	ı	0=Write

A TW8817 read cycle has two phases. The first phase is a write to the internal index register. The second phase is the read from the data register. (See figure 8). The host initiates the first phase by sending the start condition. It then sends the slave device ID together with a 0 in the R/W bit position. The index is then sent followed by either a sto p condition or a se cond start condition. The se cond phase starts with the second start condition. The master then resends the same slave device ID with a 1 in the R/W bit position to in dicate a read. The slave will transfer the contents of the desired register. The master remains in control of the clock. After transferring eight bits, the slave releases. The master takes control of the SDAT line and acknowledges the receipt of data to the slave. To terminate the last transfer the master will issue a negative acknowledge (SDAT is left high during a clock pulse) and issue a stop condition.

The TW8817 contains more than 256 index registers. Since the index data for serial bus access is on ly eight bits wide, a page mechanism is used to access these registers. The bit 0 of index 0xFF is used to select either the first page of 255 registers or the second page of 255 registers. In the register map, the index consists of 9 bits. The MSB denotes the content of bit 0 of index 0xFF, and the rest 8 bits correspond to the serial bus index data. Hence 0x000 denotes the index 0 of page 0, while 0x100 denotes the index 0 of page 1. Index 0xFF is shared between page 0 and page 1.


Test Modes

The TEST1 input pin provides test mode selection. If this pin is low at the rising edge of the RESET# pin and remains low, the TW8817 is in its normal operating mode. Table 3 shows the other test modes made available with this pin.

Table 3 Test modes

Test mode	TEST1 Before RESET# rising edge	TEST1 After RESET# rising edge	Description
Normal 0		0	Normal operation
Output tri-state	0	1	In this mode, all pin output drivers are tri-stated. Pin leakage current parameters can be measured.
Outputs high	1	0	In this mode, all pin output drivers are forced to the high output state. $\rm V_{OH}$ and $\rm I_{OH}$ can be measured.
Outputs low	1	1	In this mode, all pin output drivers are forced to the low output state. V_{OL} and I_{OL} can be measured.

TW8817 Package Pin Diagram



Pin Description

This section provides a detailed description of each pin for the TW8817. The pins are arranged in functional groups according to their associated interface.

The active state of the signal is determined by the trailing symbol at the end of the signal name. A "#" symbol indicates that the signal is active or asserted at a low voltage level. When "#" is not present after the signal name, the signal is active at the high voltage level.

The pin description also includes the buffer direction and type used for that pin.

PIN#	I/O	Name	Description	Recommended Connection of Unused Pins
Analog	I/F	signals		
1	Р	AVD1	Analog VDD +1.8V	
2	Α	YIN1	Analog composite or luma input 1	Connect to Analog Ground
3	Α	YIN0	Analog composite or luma input 0	Connect to Analog Ground
4	Р	YGND	Y input ground	
5	Α	YOUT	Y output (Y out or Y + C out)	Open / Unconnected
6 P		AVS1	Analog ground	
7	Α	CIN	Analog component C input	Connect to Analog Ground
8	Р	AVD2	Analog VDD +1.8V	
9 P		AVS2	Analog ground	
75	Р	AVD3	Analog VDD +3.3V	
76	Α	SENSE0	Analog sensing 0 Input	Connect to Analog Ground
77	Α	SENSE1	Analog sensing 1 Input	7
78	Α	ADCIN1	Low speed ADC input 1	
79	Α	ADCIN0	Low speed ADC input 0	
80 P		AVS3	Analog ground	
Digital I	/F si	ignals		
10	0	FPBIAS	Power on/off control for panel backlight bias	
	0	CCFLP	CCFL Driver Polarity (Positive)	
	ΟL	E D_OUT	MCU LED	
11	0	FPPWM1	PWM control for panel backlight	
	0	CCLFN	CCFL Driver Polarity (Negative)	
12	Р	VDD18	Digital Core Power +1.8V	
13 P		VSS18	Digital Core Ground	
14	0	TCLRL	TCON Left Right selection (Left: high, Right: low)	
	00	GPO 0	General Purpose Output	
15	0	FPPWC	Power on/off control for flat panel display	
16	0	TRCLK	TCON Row Driver Shift Clock	
			I .	1

17	O TRUDL	TCON Up Down selection (Up : high, Down : low)			
	O GPO 1	General Purpose Output			
18	O TCINV	TCON Column Driver Inversion			
	O TCREV	TCON Column Driver Inversion			
	O GPO 2	General Purpose Output			
19	O POL_A	TCON Column Driver Polarity A			
	O CSYNC	Video CSYNC Signal Output			
	O GPO 3	General Purpose Output			
20	O POL_B	TCON Column Driver Polarity B			
	O PLL_CK	PLL Clock Output			
	O GPO 4	General Purpose Output			
21	O TCLP	TCON Column Driver Load Pulse			
22	O FPCLK1	Flat Panel Clock Output			
	O DEL_CK	Delta RGB Clock			
23	P VDD33	Digital I/O Power +3.3V			
24	P VSS33	Digital I/O Ground			
25	O TRSPT	TCON Row Driver Starting Pulse (Top Start)			
	O FPVS	Vertical sync output for flat panel			
	O DEL_VS	Delta RGB Vsync			
26	O TCSPL	TCON Column Driver Start Pulse (Left to right scan)			
	O FPHS	Horizontal sync output for flat panel			
	O DEL_HS	Delta RGB Hsync			
27	O TROE	TCON Row Driver Output Enable			
	O FPDE	Data valid for flat panel			
28	O TCSPR	TCON Column Driver Start Pulse (right to left scan)			
	O GPO 5	General Purpose Output			
29	O TRSPB	Row Driver Starting Pulse (Bottom start)			
	O GPO 6	General Purpose Output			
30	I/O FPR0	Red Flat Panel Output bit [0]			
	I/O DEL0	Delta RGB Output [0]			
31	I/O FPR1	Red Flat Panel Output bit [1]			
	I/O DEL1	Delta RGB Output [1]			
32	I/O FPR2	Red Flat Panel Output bit [2]			
	I/O DEL2	Delta RGB Output [2]			
33	I/O FPR3	Red Flat Panel Output bit [3]			
	I/O DEL3	Delta RGB Output [3]			
34	P VDD18	Digital Core Power +1.8V			
35 P	VSS18	Digital Core Ground			
36	I/O FPR4	Red Flat Panel Output bit [4]			
	I/O DEL4	Delta RGB Output [4]			
37	I/O FPR5	Red Flat Panel Output bit [5]			
	I/O DEL5	Delta RGB Output [5]			
38	I/O FPG0	Green Flat Panel Output bit [0]			
	I/O DEL6	Delta RGB Output [6]			

39	I/O	FPG1	Green Flat Panel Output bit [1]	
	I/O	DEL7	Delta RGB Output [7]	
40	Р	VDD33	Digital I/O Power +3.3V	
41	Р	VSS33	Digital I/O Ground	
42	I/O	FPG2	Green Flat Panel Output bit [2]	
43	I/O	FPG3	Green Flat Panel Output bit [3]	
44	I/O	FPG4	Green Flat Panel Output bit [4]	
45	I/O	FPG5	Green Flat Panel Output bit [5]	
46	I/O	FPB0	Blue Flat Panel Output bit [0]	
47	I/O	FPB1	Blue Flat Panel Output bit [1]	
48	I/O	FPB2	Blue Flat Panel Output bit [2]	
49	I/O	FPB3	Blue Flat Panel Output bit [3]	
50	I/O	FPB4	Blue Flat Panel Output bit [4]	
51	I/O	FPB5	Blue Flat Panel Output bit [5]	
52	I/O	P2.0	MCU Port 2.0	
	I/O F	PW M2	PWM Volume Control	
53	I/O	P3.2(INT0)	MCU Port 3.2 (MCU Int0)	
54	0	XTO	Crystal terminal (if crystal is used)	
55	ı	XTI	Crystal terminal (if crystal is used) or oscillator input	
56 I		RSTB	Reset Pin	
57	I	TEST1	Production test pin	Connect to VSS33
58	Р	VDD33	Digital I/O Power +3.3V	
59	Р	VSS33	Digital I/O Ground	
60 I		PWRDN	Power Down pin	Connect to VSS33
61 I		MCUEN	MCU Enable	
62	I/O	P1.1	MCU Port 1.1 when MCUEN = 1	
	I/O	SDA	2-wire I2C interface data pin when MCUEN =0	
63	I/O	P1.0		
	I/O	SCL		
64	I/O	P3.0(RXD)	MCU Port 3.0 (MCU RXD)	
65	I/O	P3.1(TXD)	MCU Port 3.1 (MCU TXD)	
66	Р	VDD18	Digital Core Power +1.8V	
67	Р	VSS18	Digital Code Ground	
68	0	SPI_CSN	SPI CSN (Low Enable)	
69	0	SPI_DO	SPI Data Out	
70	I	SPI_DI	SPI Data In	
71	0	SPI_CLKO	SPI Clock Out	
72	I/O	P2.1	MCU Port 2.1	
73	I/O	P2.2	Green Flat Panel Output bit [4] Green Flat Panel Output bit [5] Blue Flat Panel Output bit [0] Blue Flat Panel Output bit [1] Blue Flat Panel Output bit [1] Blue Flat Panel Output bit [2] Blue Flat Panel Output bit [3] Blue Flat Panel Output bit [4] Blue Flat Panel Output bit [5] MCU Port 2.0 PWM Volume Control O) MCU Port 3.2 (MCU Int0) Crystal terminal (if crystal is used) Crystal terminal (if crystal is used) Crystal terminal (if crystal is used) Digital I/O Power +3.3V Digital I/O Ground Power Down pin MCU Port 1.1 when MCUEN = 1 2-wire I2C interface data pin when MCUEN = 0 MCU Port 3.0 (MCU RXD) MCU Port 3.1 (MCU TXD) Digital Code Ground N SPI CSN (Low Enable) SPI Data In CO SPI Clock Out	
74	I/O	P2.3	MCU Port 2.3	

Parametric Information

AC/DC Electrical Parameters

Table 4. Absolute Maximum Ratings

Parameter S	ymbol VDDAM -	Min	Typ -	Max 1.92	Units V
AVD1, AVD2(measured to AVS1, AVS2)					
AVD3 (measured to AVS3)	VDDA33M -		-	3.6	V
VDD18 (measured to VSS18)	VDDM -		-	1.98	V
VDD33 (measured to VSS33)	VDDEM -		-	3.6	V
Voltage on any digital signal pin (See the note below)	-	VSS33 - 0.5	- 5.	5	V
Analog Input Voltage (supplied by 1.8V)	-	AVSS – 0.5	- 1	.92	V
Analog Input Voltage (supplied by 3.3V)	-	AVSS33 - 0.5	- 3.	6	V
Storage Temperature	Ts-6	5	-	+150	°C
Junction Temperature	TJ-		-	+125	°C
Vapor Phase Soldering(15 Seconds)	T vsoL -		-	+220	°C

NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only, and functional operation at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


This device employs high-impedance CMOS devices on all si gnal p ins. It must be handled as an ESD-sensitive device. Voltage on any signal pin that exceeds the ranges list in Table 4 can induce destructive latch-up.


Table 5. Characteristics

Parameter S	ymbol	Min	Тур	Max	Units
Supply					
Power Supply — IO	VDDE	3.15	3.3	3.6	V
Power Supply — Analog 3.3V	VDDA33	3.15	3.3	3.6	V
Power Supply — Analog 1.8V	VDDA	1.62	1.8	1.92	V
Power Supply — Digital	VDD	1.62	1.8	1.98	V
Ambient Operating Temperature	ТА	-40		+85	°C
Analog Supply current (CVBS only)	laa	-	40.54	-	mA
Digital I/O Supply current *	Idde	-	17	-	mA
Digital Core Supply Current *	ldd	-	63	-	mA
* Note: Digital I/O and core supply current measurement Digital Inputs	t is base on WVGA i	nput(40MHz d	clock rate) with S	MPTE pattern.	
Input High Voltage (TTL)	V IH	2.0	-	-	V
Input Low Voltage (TTL)	V IL	-	-	0.8	V
Input High Voltage (XTI)	V IH 2.0		-	V DD33 + 0.5	V
Input Low Voltage (XTI)	V IL	-	-	0.8	V
Input High Current (V IN = V DD)	Lін	-	-	10	μА
Input Low Current (V IN=VSS)	I⊫	-	-	-10	μА
Input Capacitance (f=1 MHz, V IN =2.4 V)	C IN	-	5	-	pF

Parameter	Symbol	Min	Тур	Max	Units
Digital Outputs					
Output High Voltage (I OH = -4mA)	V он	2.4	-	V DD33	V
Output Low Voltage (I oL = 4mA)	V OL	-	0.2	0.4	V
3-State Current	loz	-	-	10	μА
Output Capacitance	Со	-	5	-	pF
	1	1	1		
Analog Input		ı	,	,	
Analog Pin Input voltage	Vi	-	1	-	Vpp
YIN0, YIN1, YIN2 and YIN3 Input Range		0.5	1.0	2.0	Vpp
(AC coupling required)					
CIN0, CIN1, CIN2 Amplitude Range (AC coupling required)		0.5	1.0	2.0	Vpp
VIN0,VIN1 Amplitude Range (AC coupling		0.5	1.0	2.0	Vpp
required)					
SEN0, SEN1 DC Input Range		0.65	1.65	2.65	V
Analog Pin Input Capacitance	C A	-	7	-	pF
Analog Output		_			
COM_OUT(I = 200uA max) DC output		0.65	-	2.65	V
ADCs	1				
ADC resolution	ADCR	-	9	-	bits
ADC integral Non-linearity	AINL	-	±1	-	LSB
ADC differential non-linearity	ADNL	-	±1	-	LSB
ADC clock rate	f _{ADC}	-	27	60	MHz
Video bandwidth (-3db)	BW	-	10	-	MHz
Horizontal PLL					
Line frequency (50Hz)	f _{LN}	_	15.625	_	KHz
Line frequency (60Hz)	f _{LN}	_	15.734	_	KHz
static deviation	Δf _H	_	-	6.2	%
Statio deviation	Δін		<u> </u>	0.2	70
Subcarrier PLL					
subcarrier frequency (NTSC-M)	f _{SC}	-	3579545	_	Hz
subcarrier frequency (PAL-BDGHI)	f _{SC}	_	4433619	-	Hz
subcarrier frequency (PAL-M)	f _{SC}	_	3575612	-	Hz
subcarrier frequency (PAL-N)	f _{SC}	_	3582056	_	Hz
lock in range	Δf _H	±450	-	_	Hz
.co.crango	ДІН	± 1 00	<u> </u>		1 12
Crystal spec					
nominal frequency (fundamental)		- 27		-	MHz
deviation				±50	ppm
Temperature range	Та	0	-	70	°C
load capacitance	CL	-	20	-	pF
series resistor	RS	-	80	-	Ohm

80-pin TQFP Package Mechanical Drawing





Cumbal		Millimeter	In		ch			
Symbol	Min. N	om.	Max.	Min.	Nom.	Max.		
A	-		1.20			0.047		
A1 0.	05		0.15	0.002		0.006		
A2 0.	95	1.00	1.05	0.037	0.039	0.041		
b 0.	17	0.20	0.27	0.007	0.008	0.011		
c 0.	09		0.20	0.004		0.008		
е		0.50 BSC			0.020 BSC			
D		14.00 BSC		0.551 BSC				
D1		12.00 BSC			0.472 BSC			
Е		14.00 BSC			0.551 BSC			
E1		12.00 BSC			0.472 BSC			
L	0.45	0.60	0.75	0.018 0.0 24 0.0 30				
L1		1.00 REF			0.039 REF			
R1 0.	08	0.15		0.003	0.006			
R2	0.15	0.20	0.25	0.006 0.0	0.0 80) 10		
S 0.	20			0.008				
θ	0° 3.	5°	7°	0° 3.	5°	7°		
θ1 0	٥		-	0°				
θ2 11	° 12	° 13	° 11	° 12	° 13	0		
θ3 11	° 12	° 13	° 11	° 12	° 13	0		

Note:

- 1. Dimension of D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimension D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 2. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed. Dambar cannot be located on the lower radius or the lead root.
- 3. Controlling dimension: Millimeter.
- 4. A1 is defined as the distance from the seating plane to the lowest point of the package body.

TW8817 Register Summary

The registers are organized in functional groups in this Register Summary. A register containing different functional bits may appear more than once in different functional groups. If a particular bit of a register is not related to that functional group, it is printed in smaller font than those related. For example, bit 7 of index 006 is classified as "General" and is printed in normal size; the other bits in this register are printed in smaller size for their functionality is not classified as "General".

General

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
000			ID REV						49h
XFF	*	*	*	* *		*	*	PAGE 1	00h

Decoder

ledev									Donat			
Index (HEX)	7	6	5	4	3	2	1	0	Reset value			
001	VDLOSS	HLOCK	SLOCK FI	ELD	VLOCK	CCVALID	MONO DE	T50	00h			
002	- FC2	7	IFS	EL	YS	EL	-	-	40h			
003				-	=				-			
004	- CK		HY			-			00h			
005					=				-			
006	SRESET	PDYBF	VREF	AGC_EN	CLKPDN	Y_PDN C_	PDN V_	PDN	-			
007	VDEL	AY_HI V	ACTI	VE_HI	HDEL	AY_HI	HACTI	VE_HI	12h			
800		VDELAY_LO										
009		VACTIVE_LO										
00A	HDELAY_LO											
00B		HACTIVE_LO										
00C	PBW D	PBW D EM PALSW SET7 COMB HCOMP YCOMB PDLY							CCh			
00D	**	WSSEN CCODDLINE							15h			
00E	CRCERR W SSFLD WSS1											
00F	WSS2											
010	BRIGHTNESS											
011				CONT	RAST				5Ch			
012	SCURVE VS	\$ F	C	TI		SHARE	PNESS		11h			
013				SAT	Γ_U				80h			
014				SAT	Γ_V				80h			
015				HU	JE				00h			
016				-	-				-			
017			OR -				VSHP		30h			
018		COR C	С	OR	VC		CI	F	44h			
019	DE	LTA_N		INREFI	INREFV	SAVE			00h			
01A	CCVALID_ EDS_EN C C_EN PARITY F F_OVF FF_EMP CC_EDS LO_HI							00h				
01B				_CC_[DATA				-			
01C	DTSTUS S		TDNOW		ATREG		STANDARD		17h			
01D	START PA	L60	PALCN	PALM	NTSC4	SECAM	PALB	NTSCM	7Fh			
01E	- CV		STD			CVF	MT		08h 00h			
01F		TEST										

Decoder (Cont.)

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
020		CLP	END CL			ı	PST		50h
021		NMC	SAIN W			PGAIN		AGCGAIN8	42h
022				AGC	GAIN				F0h
023				PEA	KWT				D8h
024	CLMPLD CL	-			MPL				BCh
025	SYNCTD SY	1			NCT				B8h
026		MISS	SCNT HS			1	WIN		44h
027				PCL	AMP				2Ah
028	VLC	CKI VL	(CKO	VMODE	VINT	00h		
029		BS	HT V			S	HT		00h
02A	CKILL	MAX CK			ILI		78h		
02B		H	TL V			-	ΤL		44h
02C	CKLM Y		DLY				30h		
02D	HPLC EV	CNT	PALC	SDET	TBC_EN	BYPASS	SYOUT	HADV	14h
02E	HF	PM A	C	CT	SF	PM	CE	3W	A5h
02F	NKILL	PKILL	SKILL	CBAL	FCS	LCS C	CS BS	Т	E0h
030	SID_FAIL PI	D_ FAIL	FSC_FAIL	SLOCK_F AIL	CSBAD M	VCSN	CSTRIPE	CTYPE	-
031	VCR W	KAIR	WKAIR1	VSTD	NINTL	WSSDET	EDSDET	CCDET	-
032		HFRE	F/GVAL/PHER	RDO/CGAINO/	BAMPO/MINA	VG/SYTHRD/S	SYAMP		-
033	FR	RM Y	1	NR	CLI	MD	PS	SP	05h
034	IND	EX N			SEN/SSEN/PSEN/WKTH				1Ah
035	CTEST Y CLEN CCLEN VCLEN GTEST VLPF CKLY CKLC						00h		
036-37					-				
038	DEC_SEL -		-	-	FBPY	FBPC	FBPV	MIX	80h

LCDC - Input Control

Index (HEX)	7	6	5	4	3	2	1	0	Reset value	
040	OFDM	RVODDP	SLVSFLD	ECSYNC	DE_POL	HS_POL	VS_POL	CK_POL	00h	
041	ECOAST	COAST_P	EXP_DE	DE/HS#	*	D	TVCK_DELAY	•	20h	
042	VGAFLD	SELFVS	VSDL_656	SELFTHS	CR601	INPUT_D	DATA_BUS_RC	DUTING	04h	
043	PLLOS	*	PCK	CAP	*	*	DEC	POL	22h	
044	COAST	_RANGE	*	B8601	IP_COLO	OR_FMT	IP_S	EL	08h	
045		OFD_DI	ET_END			OFD_D	ET_ST		54h	
046	CSYNC_VS_OFFSET									
047				IP_HA_	ST_LO				00h	
048				IP_HA_I	END_LO				CFh	
049		IP_HA_	END_HI		*	* IP_HA_ST_HI				
04A				IP_VA_ST	_ODD_LO				13h	
04B				IP_VA_ST	_EVN_LO				13h	
04C		IP_VA_LENGTH_LO								
04D	* IP_VA_LENGTH_HI IP_VA_ST_EVN_HI IP_VA_ST_ODD						ODD_LO	30h		
04E	*	GPIOEN2	GPIOEN1	GPIOEN0	IRQ_AL	*	* *		00h	
04F	GPIO1_P	GPIO1	_SRC	GPIO1_D	GPIO0_P	GPIO)_SRC	GPIO0_D	00h	

LCDC - Input Measurement

Index (HEX)	7	6	5	4	3	2	1	0	Reset value				
050					*				00h				
051	MEA_WIN_H_ST_LO												
052	MEA_WIN_H_END_LO												
053		MEA_WIN_	H_END_HI		*	ME	A_WIN_H_ST	_HI	10h				
054		MEA_WIN_V_ST_LO											
055	MEA_WIN_V_END_LO												
056	*	MEA	A_WIN_V_END	D_HI	*	ME	A_WIN_V_ST	_HI	00h				
057				RESI	JLT_0				-				
058				RESU	JLT_1				-				
059				RESI	JLT_2				-				
05A				RESI	JLT_3				-				
05B		RESULT_SEL FIELD_SEL RD_LOCK MEA_ST											
05C	U_27M	U_27M NOISE_MASK ERR_TOLER CHG_DET						00h					
05D	T	THRESHOLD_FOR_ACT_DET ENALU NOFSEL *											

LCDC - Scaling

Index (HEX)	7	6	5	4	3	2	1	0	Reset value			
060				X_SCALE	E_UP_MID				B4h			
061				X_SCALE_	_DOWN_LO				80h			
062		Y_SCALE_UP/DOWN_MID										
063	PANORA_M A	* *		ZOOMBP	Y_SCALE_U P/DOWN_HI	Y_SCALE_ UP/DOWN_ MI	X_SCALE_ DOWN_HI	X_SCALE_ UP_HI	00h			
064		X_OFFSET										
065				Y_OFFS	ET_EVEN				80h			
066			H_NON_D	ISPLAY_PIXE	L/H_PANORA	MA_PIXEL			00h			
067	LB_CE	*	*	*	*	*		DISPLAY / MAN_PIXEL	00h			
068			X_SCALE_U	P_LO (AT_THI	E_SIDE_FOR_	PANORAMA)			00h			
069		X_SCALE_UP_LO										
06A		Y_SCALE_UP/DOWN_LO										
06B				Y_OFFS	SET_ODD				00h			

LCDC - Image Adjustment

Index (HEX)	7	6	5	4	3	2	1	0	Reset value	
070	*	INDX CB			HL	JE			20h	
071				ONTRAST R	/ CONTRAST				80h	
072			С	ONTRAST_G /	CONTRAST_0	Cb			80h	
073			C	ONTRAST_B /	CONTRAST_0	Cr			80h	
074			BR	GHTNESS_R	/ BRIGHTNES	S_Y			80h	
075				BRIGHT	NESS_G				80h	
076				BRIGHT	NESS_B				80h	
077		H_SHAF	RP_COR			H_SHA	RPNESS		3Fh	
078	H_SHARP_F REQ	*	DY	NR		HF	ELT		0Ah	
079	,	* * * *								
07A		*								
07B		*		*			*		- 1Ch	
07C	T_BW	*	PEDLVL WHTLVL UBTILT UWTILT BPBW *							
07D					_ST_LO				08h	
07E				BW_LINE	_END_LO				F6h	
07F					BW_LINE	_END_HI	BW_LIN	E_ST_HI	08h	
080			,	BW_H_					10h	
081		*				TER_GAIN			0Dh	
082		*				TER_GAIN			03h	
083					_DIFF				00h	
084					CK_TILT				67h	
085					ITE_TILT				94h 18h	
086	BW_BLACK_LIMIT									
087	D	1005	ı	BW_WHI		*			E8h	
088	BW_N	MODE				*			CAh	
089	*	*	*		BW_GAIN				02h 0Ah	
A80		BW_STROFF								
08B	*	*	*			BW_STRHYS			04h	

LCDC - OSD

Index (HEX)	7	6	5	4	3	2	1	0	Reset value		
090	* *		*	*	* *	*		*	-		
091	* *		*	*	* *	*		*	-		
092	* *		*	*		E_\	/DLY		06h		
093	* *		*	*	* *	*		*	-		
094	F_RAM IT	ALIC	UNDER_LI NE	CBS_EN	FR_AD	D[1:0]	FRAM_CL	FR_RAC_ SEL	00h		
095	W1END VE	B END	CH_EXT	RD978_SEL	978_SEL ** * *						
096			SER	IAL_BUS_OSI	D_RAM_ADDR	[7:0]			00h		
097		SERIAL_BUS_OSD_RAM_DATA_HI (Font Data)									
098		SERIAL_BUS_OSD_RAM_DATA_LO (Font Attribute)									
099		SERIAL_BUS_FONT_RAM_ADDR									
09A	SERIAL_BUS_FONT_RAM_DATA										
09B		START_SRAM_ADDRESS									
09C	RAM_D16 *		* OSD_OFF QHCOLOR_LOOKUP_ADDR								
09D	CH_COLOR_LOOKUP_DATA										
09E		WIN_ALPHA_COLOR_SEL * * WIN_CON_SEL									
09F	WIN_C W	IN_R	WIN_G	WIN_B	WIN_3D	WIN_E3D	WIN_E3L W	I N_EN	00h		
0A0	**		WIN_V_	_ST[9:8] *		V	VIN_H_ST[10:8	3]	00h		
0A1				WIN_H	_ST[7:0]				00h		
0A2				WIN_V					00h		
0A3	**				WIN_V				00h		
0A4	**				WIN_H	IEIGHT			00h		
0A5	WINBC_E N	WINBC_R W	INBC_G	WINBC_B		WINBC.	_WIDTH		00 h		
0A6	WINBC W			IN_	BORDER_H_V	VIDTH			00h		
0A7	* W			IN_	BORDER_V_V				00h		
0A8	V	VIN_CHARAC	TER_V_SPACI	EW			TER_H_SPACI		00h		
0A9	WIN_V	_ZOOM	WIN_H	_ZOOM	**	*		*	00h		
0AA				WIN_CNT_S	T_ADDR[7:0]	00h					
0AB	WINS_E W	INS_R	WINS_G	WINS_B		00h					
0AC	***		*			00h					
0AD	WINSC	WINMC_E N	CV_EXT	WINC_ BSE_SE	WINC_SH AD_C	WINC_SH AD_R	WINC_SH AD_G	WINC_SH AD_B	00h		
0AE	**	**			WIN_C_V_S PACE[4]	WIN_C_H_S PACE[4]	WIN_SHA_ WIDTH[4]	WINBC_W IDTH[4]	00h		

LCDC - Display Control

Index (HEX)	7	6	5	4	3	2	1	0	Reset value			
0B0	DBLOP	FPDEAH	FPHSAH	FPVSAH	RVFPCK	RVHILO	RVBIT	FPCLKC	40h			
0B1	TCONS	*	DEMODE	OP6B	TRIFP	F	PCLK_DELAY	•	00h			
0B2					RIOD_LO				3Ah			
0B3					TIVE_PW				10h			
0B4				FP_H_BAC					1Bh			
0B5				FPDE_AC	TIVE_LO				00h			
0B6	USEREG	FF	PDE_ACTIVE_	HI		FPHS_PE	RIOD_HI		42h 26h			
0B7		FPVS_PERIOD_LO										
0B8		FPVS_ACTIVE_PW										
0B9		FP_V_BACK_PORCH										
0BA		FP_V_ACTIVE_LO										
0BB	EARLY_S T	FP_V_ACTIVE_HI						Н	33h			
0BC	*	D	ITHER_OPTIC	N	*	DIT	HER_FORMA	T	00h			
0BD				VSYNC	_DELAY				08h			
0BE	FRCLONG	FRCSHRT	EPWMX	PWM_AL	VH_DISHA	FRERUN	AUTOC	SDELVS	00h			
0BF	DISP_S	SNGFLD	RVF_AC	TVVSF4	NOEVNI		EVNDLY		00h			
0C0				INI_CNT_					00h			
0C1				INI_CNT_	ODD_LO				00h			
0C2		INI_CNT	_EVN_HI			INI_CNT_	_		00h			
0C3		NPM			ER_OF_LINES		OUT		00h			
0C4	PWMC_D2			PV	VM_COUNTER	₹			40h			
0C5									00h			
0C6									00h 40h			
0C7	PWM2C_D2	_										
0C8		MCUDBG LADC_PD LADC_PD L ADC_DIV[2:0]							00h			
0C9	LADC0[7:0]											
0CA				LADO	1[7:0]				00h			

LCDC - Status & Interrupt

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
0D0	LB_OVF	LB_UNF	V_LOS_C	H_LOS_C	VDLOS_C	V_LOSS	H_LOSS	SYNCS	-
0D1	M_RDY	PWS_C	V_PRD_C	H_PRD_C	LBOUNF	VDC_C	VH_LOS_C	SYNCS_C	-
0D2	IRQ_B_B17	IRQ_B_B16	IRQ_B_B15	IRQ_B_B14	IRQ_B_B13	IRQ_B_B12	IRQ_B_B11	IRQ_B_B10	FFh
0D3	* *					IRQ_B_VD	IRQ_B_CC	IRQ_B_50	07h

LCDC - Power Management

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
0D4			DI\	/DE_DOWN_C	OUNTER_MS	iB			00h
0D5	PCLK_PDN	EN_PIN5	PWR_	STATE	MANPWR	EDPMS	PWR_STA	00h	
0D6		SUSPEND_	STDBY_CNT				00h		
0D7		OFF_ST	DBY_CNT				00h		
0D8		STDBY_SUSPEND_CNT				SUSPEND	ON_CNT		00h

TECHWELL, INC. 43 *R EV. A* 02/05/2008

LCDC - Color Enhancement

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
0DA				CE_CEI	NTER0				3Dh
0DB		CE_CENTER1							
0DC				CE_CEI	NTER2				FCh
0DD	CE_EN	CE_SPF	READ0			CE_GAIN0			00h
0DE	* CE	CE _SPREAD1 CE_GAIN1							
0DF	*	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -							

LCDC - ETC

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
0E0	LLBF	SELFCNT	*	SACNT	*	*	*	wr_sqnc_en	40h

LCDC - Gamma

Index (HEX)	7	6	5	4	3	2	1	0	Reset value	
0F0	GAMAE_R									
0F1		GAMMA_RAM_STARTING_ADDR								
0F2				GAMMA_R	AM_DATA				-	
0F3		- GAINY[8]								
0F4				GAINY	/ [7:0]				00h	

DAC

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
0F5				DA_Rgain[4:0]					00h
0F6					1	DA_Ggain[4:0]			00h
0F7					1	DA_Bgain[4:0]			00h
0F8	DAC PD			-	00h				

SSPLL

Index (HEX)	7	6	5	4	3	2	1	0	Reset value				
0F9	CLK	CLK_SEL - FPLL[19:16]											
0FA		FPLL[15:8]											
0FB				FPLL	_[7:0]				00h				
0FC				FSS	[7:0]				40h				
0FD	PD_SSPLL												
0FE	PC	ST	VC	CO	-	POCT V/CO IDAD							

CCFL Control

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
130	OVEN	OIEN	UIEN	FBEN	LOCKV	LOCKH	CCFLENB	CCFLDEN	F2h
131	LV	/T	LI	LT		L	IT		ADh
132	LED_PD	LEDC_DIG _EN	CCF	CCFL_ST LSTP					04h
133				FPWM					80h
134				FD	DIM				84h
135	FPBIAS_E N	LEDC_OU T_SEL	CCFL_OU T_SEL			DDIM			00h
136			PWMTOP						20h
137		-	LP_	_X8	LP_	_X4	CP.	_X4	00h

Test Control and GPO

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
01F				TEST_	MODE				00h
140	PWM2_EN	GPO6_EN	GPO5_EN	GPO4_EN	GPO3_EN	GPO2_EN	GPO1_EN	GPO0_EN	00h
141	-	GPO6_0	GPO5_0	GPO4_0	GPO3_0	GP02_0	GPO1_0	GP00_0	00h
142									00h
143									00h
157				COUNTER_R	EAD_BYTE_0			•	-
158				COUNTER_R	EAD_BYTE_1				-
159				COUNTER_R	EAD_BYTE_2				•
15A				COUNTER_R	EAD_BYTE_3	•			-

TCON

Index (HEX)	7	6	5	4	3	2	1	0	Reset value	
175		* CL		PW		POL_	STEP	•	00h	
176		*	G			PIO_P	IX_H[3:0]		00h	
177				GPIO_P	IX_L[7:0]				5Ah	
178		*	GP			IO_LII	NE_H[3:0]		00h	
179				GPIO_LI	NE_L[7:0]				7Fh	
17A			* GP				IO_FRAME[2	-	01h	
17B	GPIO_CON	LINE_CON S		CON[1:0]	CLPSI		CSPSI	EL[1:0]	00h	
180	GPIO_0 T	CCK_PH	ROE_EN		,	•		DIV_CK	20h	
181	* P	OL_CON	DELTA_LINE_ CON	DELTA_LINE_ EN	REV_EN*		INV		00h	
182		,	TO		P_	_BTM	LFT_	_RHT	05h	
183		* RC		K_P	ROE_P	RSP_P	CLP_P	CSP_P	1Fh	
184	•	* P	GM_RCK	PGM_ROE	PGM_RSP	00h				
185				*				NV_SW	00h	
18A	,	* RSP	_/	VIDTH *			COMI	PANY	02h	
18B				REVV_	REVC				4Dh	
18C			* V_S			00h				
18D				V_S1	[7:0]		06h 01h			
18E			* V_		ED[11:8]					
18F				V_ED	[7:0]				E2h	
190			CP			_SV	V[11:8]		02h	
191				CP_S\	N[7:0]				D0h	
192			* L			P_S1	[11:8]		02h	
193				LP_S	T[7:0]				D0h	
194			* LP			_ED	[11:8]		00h	
195				LP_EI	D[7:0]				06h	
19A			* SP			S	[11:8]		00h C8h	
19B		SP_ST[7:0]								
19C			* SP			E	[11:8]		00h	
19D				SP_E	D[7:0]				01h	

Index (HEX)	7	6	5	4	3	2	1	0	Reset value		
1A0			* C			SP_S	T[11:8]		00h		
1A1				CSP_S	ST[7:0]				00h		
1A2			* CSP			_EI	D[11:8]		02h		
1A3				CSP_E	SP_ED[7:0]						
1A4			* R				00h				
1A5											
1A6			* RSP			00h					
1A7									01h		
1AC			* R			OE_S	T[11:8]		00h		
1AD									0Ah		
1AE			* R				00h				
1AF				ROE_E	D[7:0]		36h				
1B0			,	* R			EV_INV	LINE_INV	02h		

LCDC - Sense

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
1B1		*	*	BIAS_CTL		*			00h
1B2					-				
1B3					-				
1B4					-				

Test Control

Index (HEX)	7	6	5	4	3	2	1	0	Reset value
1F0	PCCINI	A_INDEX	FRC_2F	2F FRC_1F PCCINIA_SUB_INDX					
1F1				PCC	INID				00h
1F2			-						
1F3	SEL_C	GRAYD	DATA_0	*	*	*	ROMSFT	RAMSFT	00h

MCU SFR Register

Index (HEX)	7	6	5	4	3	2	1	0	Reset value	
0x9A	*				BANK_S	EL[5:0]			00h	
0x9B		*	SCLK_	_SEL[1:0]	LOWSPD	HOST_S1	HOST_S0	DUAL	00h	
0x9C		T0_DIV_H[7:0]								
0x9D				T0_DIV	'_L[7:0]				90h	
0x9E				T1_DIV	_H[7:0]				00h	
0x9F				T1_DIV	'_L[7:0]				90h	
0x93		T2_DIV_H[7:0]								
0x94		T2_DIV_L[7:0]								

0x000 - Product ID Code Register (ID)

Bit	Function	R/W	Description	Reset
7-3	ID	R	The TW8817 Product ID code is 01001.	01001b
2-0	Revision	R	Revision number	001b

0x001 - Chip Status Register (CSTATUS)

Bit	Function	R/W	Description	Reset
7	VDLOSS	R	1 = Video not present. (sync is not detected in number of consecutive line periods specified by MISSCNT register)	0
			0 = Video detected.	
6	HLOCK	R	1 = Horizontal sync PLL is locked to the incoming video source.	0
			0 = Horizontal sync PLL is not locked.	
5	SLOCK	R	1 = Sub-carrier PLL is locked to the incoming video source.	0
			0 = Sub-carrier PLL is not locked.	
4	FIELD	R	0 = Odd field is being decoded.	0
			1 = Even field is being decoded.	
3	VLOCK	R	1 = Vertical logic is locked to the incoming video source.	0
			0 = Vertical logic is not locked.	
2	Reserved	R	Reserved	0
1	MONO	R	1 = No color burst signal detected.	0
			0 = Color burst signal detected.	
0	DET50	R	0 = 60Hz source detected	0
			1 = 50Hz source detected	
			The actual vertical scanning frequency depends on the current standard invoked.	

0x002 - Input Format (INFORM)

Bit	Function	R/W	Description	Reset
7	Reserved	R/W	Reserved	0
6	FC27	R/W	1 = Input crystal clock frequency is 27MHz.	1
			0 = Square pixel mode. Must use 24.54MHz for 60Hz field rate source or 29.5MHz for 50Hz field rate source.	
5-4	IFSEL	R/W	11 = Component video decoding (Progressive input)	00
			10 = Component video decoding (Interlace input)	
			01 = S-video decoding	
			00 = Composite video decoding	
3-2	YSEL[1:0]	R/W	These three bits control the input video selection. It selects the composite video source or luma source.	00
			00 : YOUT = YIN0	
			10 : YOUT = YIN2 (CIN) 11 : Not exist	
1	Reserved	R/W	Reserved	0
0	Reserved	R/W	Reserved	0

0x003 - Reserved

Bit	Function	R/W	Description	Reset
7-0	Reserved	R/W	Reserved	-

0x004 - HSYNC Delay Control

Bit	Function	R/W	Description	Reset
7	Reserved	R/W	Reserved	0
6-5	CKHY	R/W	Color killer time constant 0: fast 3: slow	0
4-0	Reserved	R/W	Reserved	0

0x005 - Reserved

Bit	Function	R/W	Description	Reset
7-0	Reserved	R/W	Reserved	_

0x006 - Analog Control Register (ACNTL)

Bit	Function	R/W	Description	Reset
7	SRESET	W	A 1 written to this bit resets the device to its default state but all register content remain unchanged. This bit is self-resetting.	0
6	PDYBF	R/W	0 = Power down Y + C output buffer 1 = Power down (default)	1
5	VREF	R/W	O = Internal voltage reference. I = Internal voltage reference shut down.	0
4	AGC_EN	R/W	0 = AGC loop function enabled. 1 = AGC loop function disabled. Gain is set to by AGCGAIN.	0
3	CLK_PDN	R/W	0 = Normal clock operation. 1 = 27 MHz clock in power down mode.	0
2	Y_PDN	R/W	0 = Luma ADC in normal operation. 1 = Luma ADC in power down mode.	0
1	C_PDN	R/W	0 = Chroma ADC in normal operation. 1 = Chroma ADC in power down mode.	0
0	V_PDN	R/W	0 = V channel ADC in normal operation. 1 = V channel ADC in power down mode.	0

0x007 - Cropping Register, High (CROP_HI)

	<u> </u>		, , , , , , , , , , , , , , , , , , , ,	
Bit	Function	R/W	Description	Reset
7-6	VDELAY_HI	R/W	These bits are bit 9 to 8 of the 10-bit Vertical Delay register.	00
5-4	VACTIVE_HI	R/W	These bits are bit 9 to 8 of the 10-bit VACTIVE register. Refer to description on Reg09 for its shadow register.	01
3-2	HDELAY_HI	R/W	These bits are bit 9 to 8 of the 10-bit Horizontal Delay register.	00
1-0	HACTIVE HI	R/W	These bits are bit 9 to 8 of the 10-bit HACTIVE register.	10

0x008 - Vertical Delay Register, Low (VDELAY_LO)

Bit	Function	R/W	Description	Reset
7-0	VDELAY_LO	R/W	These bits are bit 7 to 0 of the 10-bit Vertical Delay register. The two MSBs are in the CROP HI register. It defines the number of lines between the leading edge of VSYNC and	12h
			the start of the active video.	

Deleted: and HSYNC Delay Control

0x009 - Vertical Active Register, Low (VACTIVE_LO)

Bit	Function	R/W	Description	Reset
7-0	VACTIVE_LO	R/W	These bits are bit 7 to 0 of the 10-bit Vertical Active register. The two MSBs are in the CROP_HI register. It defines the number of active video lines per frame output. The VACTIVE register has a shadow register for use with 50Hz source when Atreg of Reg0x1C is not set. This register can be accessed through the same index address by first changing the format standard to any 50Hz standard.	20h

0x00A - Horizontal Delay Register, Low (HDELAY_LO)

Bit	Function	R/W	Description	Reset
7-0	HDELAY_LO	R/W	These bits are bit 7 to 0 of the 10-bit Horizontal Delay register. The two MSBs are in the CROP_HI register. It defines the number of pixels between the leading edge of the HSYNC and the start of the image cropping for active video.	10h
			The HDELAY_LO register has two shadow registers for use with PAL and SECAM sources respectively. These register can be accessed using the same index address by first changing the decoding format to the corresponding standard.	

0x00B - Horizontal Active Register, Low (HACTIVE_LO)

Bit	Function	R/W	Description	Reset
7-0	HACTIVE_LO	R/W	These bits are bit 7 to 0 of the 10-bit Horizontal Active register. The two MSBs are in the	D0h
			CROP HI register. It defines the number of active pixels per line output.	

0x00C - Control Register I (CNTRL1)

Bit	Function	R/W	Description	Reset
7	PBW	R/W	Combined with VTL[3], there are four different chroma bandwidth can be selected.	1
			1 = Wide Chroma BPF BW	
			0 = Normal Chroma BPF BW	
6	DEM	R/W	Color killer sensitivity. 1= low 0 = high	1
5	PALSW	R/W	1 = PAL switch sensitivity low.	0
			0 = PAL switch sensitivity normal.	
4	SET7	R/W	1 = The black level is 7.5 IRE above the blank level.	0
			0 = The black level is the same as the blank level.	
3	COMB	R/W	1 = Adaptive comb filter on for NTSC/PAL	1
			0 = Notch filter	
2	HCOMP	R/W	1 = Operation mode 1. (recommended)	1
			0 = Operation mode 0.	
1	YCOMB	R/W	This bit controls the comb operation when there is no color burst.	0
			1 = No comb.	
			0 = comb.	
0	PDLY	R/W	PAL delay line. 0 = enabled. 1 = disabled.	0

0x00D - CC Control

Bit	Function	R/W	Description	Reset
7-6 F	es erved	R/W	Reserved	
5	WSSEN	R/W	1 = Enable WSS decoding. 0 = Disabled.	
4-0	CCODDLINE	R/W	These bits control the Closed Caption decoding line number in case of odd field	15h

Deleted: 0x0D - Vertical
Scaling Register, Low
(VSCALE_LO)¶
Bit[1]

TECHWELL, INC. 50 *R EV. A* 02/05/2008

0x00E - WSS1

Bit	Function	R/W	Description	Reset
7	CRCERR	R	This is the CRC error indicator for 525-line WSS.	-
			1:CRC error.0:no error	
6	WSSFLD	R	These bit indicates the detected WSS field information, 0=odd and 1=even.	-
5-0	WSS1	R	These bits represent the sliced WSS data bit 13 to 8.	-

0x00F - WSS2

Bit	Function	R/W	Description	Reset
7-0	WSS2	R	These bits represent the sliced WSS bit 7 to 0.	_

Ox010 - BRIGHTNESS Control Register (BRIGHT)

 Bit	Function	R/W	Description	Reset
7-0	Brightness	R/W	These bits control the brightness. They have value of –128 to 127 in 2's complement form.	00h
	-		Positive value increases brightness. A value 0 has no effect on the data.	

0x011 - CONTRAST Control Register (CONTRAST)

Bit	Function	R/W	Description	Reset
7-0	Contrast	R/W	These bits control the contrast. They have value of 0 to 3.98 (FFh). A value of 1 (`100_0000`)	5Ch
			has no effect on the video data.	

0x012 - SHARPNESS Control Register I (SHARPNESS)

Bit	Function	R/W	Description	Reset
7	SCURVE	R/W	This bit controls the center frequency of the peaking filter. The corresponding gain adjustment is HFLT.	0
			0 = low 1 = center	
6	VSF	R/W	This bit is for internal used.	0
5-4	СТІ	R/W	Color transient improvement level control. There are 4 enhancement levels with 0 being the lowest and 3 being the highest.	1
3-0	SHARP	R/W	These bits control the amount of sharpness enhancement on the luminance signals. There are 16 levels of control with '0' having no effect on the output image and '15' being the strongest.	1

0x013 - Chroma (U) Gain Register (SAT_U)

	Bit	Function	R/W	Description	Reset
	7-0	SAT_U	R/W	These bits control the digital gain adjustment to the U (or Cb) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80h

0x014 - Chroma (V) Gain Register (SAT_V)

Bit	Function	R/W	Description	Reset
7-0	SAT_V	R/W	These bits control the digital gain adjustment to the V (or Cr) component of the digital video signal. The color saturation can be adjusted by adjusting the U and V color gain components by the same amount in the normal situation. The U and V can also be adjusted independently to provide greater flexibility. The range of adjustment is 0 to 200%.	80h

Deleted: 0x0F - Horizontal Scaling Register, Low (HSCALE_LO)¶

0x015 - Hue Control Register (HUE)

Bit	Function	R/W	Description	Reset
7-0	HUE	R/W	These bits control the color hue. It is in 2's complement form with 0 being the center value.	00h
			Positive value results in red hue and negative value gives green hue.	

0x017 - Vertical Peaking Control I

Bit	Function	R/W	Description	Reset
7-4	SHCOR	R/W	These bits provide coring function for the sharpness control.	3h
3	Reserved	R/W	Reserved	0
2-0	VSHP	R/W	Vertical peaking gain control	0

0x018 - Coring Control Register (CORING)

Bit	Function	R/W	Description	Reset
7-6	CTCOR	R/W	These bits control the coring function for the CTI. It has internal step size of 2.	1h
5-4	CCOR	R/W	These bits control the low level coring function for the Cb/Cr output.	0h
3-2	VCOR	R/W	These bits control the coring function of the vertical peaking logic. It has an internal step size of 2.	1h
1-0	CIF	R/W	These bits control the IF compensation level.	0h
			0 = None 1 = 1.5 dB 2 = 3 dB 3 = 6 dB	

0x019 - Delta RGB Mode and ADC Control Register

	<u> </u>				
Bit	Function	R/W	Description	Reset	
7 Re	s erved	R/W	Reserved	0	
6	DELTA_N	R/W	Delta RGB Mode Enable	0	
4	INREFI	R/W	ADC Bias Current Control (0 = Normal)	0	
3	INREFV	R/W	ADC Voltage Reference (0 = Normal)	0	
2	SAVE	R/W	ADC Reduce Supply Current (1 = Save)	0	
1-0 R	es erved	R/W	Reserved	0	

0x01A - CC/EDS Status Register (CC_STATUS)

Bit	Function	R/W	Description	Reset
7 CC	V ALIDEN	R/W		0
6	EDS_EN	R/W	0 = EDS data is not transferred to the CC_DATA FIFO.	0
			1 = EDS data is transferred to the CC_DATA FIFO.	
5	CC_EN	R/W	0 = CC data is not transferred to the CC_DATA FIFO.	0
			1 = CC data is transferred to the CC_DATA FIFO.	
4	PARITY	R	0 = Data in CC_DATA has no error.	-
			1 = Data in CC_DATA has odd parity error.	
3	FF_OVF	R	0 = An overflow has not occurred.	-
			1 = An overflow has occurred in the CC_DATA FIFO.	
2	FF_EMP	R	0 = CC_DATA FIFO is empty.	-
			1 = CC_DATA FIFO has data available.	
1	CC_EDS	R	0 = Closed caption data is in CC_DATA register.	-
			1 = Extended data service data is in CC_DATA register.	
0	LO_HI	R	0 = Low byte of the 16-bit word is in the CC_DATA register.	-
			1 = High byte of the 16-bit word is in the CC_DATA register.	

Deleted:

0x01B - CC/EDS Data Register (CC_DATA)

Bit	Function	R/W	Description	Reset
7-0	CC Data	R	These bits store the incoming closed caption or even field closed caption data.	-

0x01C - Standard Selection (SDT)

Bit	Function	R/W	Description	Reset
7	DETSTUS	R	0 = Idle 1 = detection in progress	0
6-4	STDNOW	R	Current standard invoked	0
			0 = NTSC(M)	
			1 = PAL (B,D,G,H,I)	
			2 = SECAM	
			3 = NTSC4.43	
			4 = PAL (M)	
			5 = PAL (CN)	
			6 = PAL 60	
			7 = Not valid	
3	ATREG	R/W	1 = Disable the shadow registers.	1
			0 = Enable VACTIVE and HDELAY shadow registers value depending on standard	
2-0 S	tandard	R/W	Standard selection	7h
			0 = NTSC(M)	
			1 = PAL (B,D,G,H,I)	
			2 = SECAM	
			3 = NTSC4.43	
			4 = PAL (M)	
			5 = PAL (CN)	
			6 = PAL 60	
			7 = Auto detection	

0x01D - Standard Recognition (SDTR)

Bit	Function	R/W	Description	Reset
7	ATSTART	R/W	Writing 1 to this bit will manually initiate the auto format detection process. This bit is a self-resetting bit.	0
6	PAL6_EN	R/W	1 = enable recognition of PAL60.	1
			0 = disable recognition.	
5	PALN_EN	R/W	1 = enable recognition of PAL (CN).	1
			0 = disable recognition.	
4	PALM_EN	R/W	1 = enable recognition of PAL (M).	1
			0 = disable recognition.	
3	NT44_EN	R/W	1 = enable recognition of NTSC 4.43.	1
			0 = disable recognition.	
2	SEC_EN	R/W	1 = enable recognition of SECAM.	1
			0 = disable recognition.	
1	PALB_EN	R/W	1 = enable recognition of PAL (B,D,G,H,I).	1
			0 = disable recognition.	
0	NTSC_EN	R/W	1 = enable recognition of NTSC (M).	1
			0 = disable recognition.	

0x01E - Component Video Format (CVFMT)

<u>Bit</u>	<u>Name</u>	<u>R/W</u>	<u>Description</u>	Reset
<u>7</u>	<u>R</u> SV	R	Reserved	0
6-4	CVSTD	R	Component video input format detection.	0h
			0 = 480i, 1 = 576i, 2 = 480p, 3 = 576p	
3-0	CVFMT	R/W	Component video format selection.	8h
			0 = 480i, 1 = 576i, 2 = 480p, 3 = 576p, 8 = Auto	

Ox01F - Test Control Register (TEST)

Bit	Function	R/W	Description	Reset
<u>7-0</u>	TEST	R/W	This register is reserved for testing purpose. In normal operation, only 0 should be written into	0 <u>0h</u>
			this register. 03h = Digital video decoder & RGB mix direct input test This test mode allows digital data to be input from DTVD[23:0] pins to the input of the digital logic of the video decoder (replaces YCADC output) as the case when the contents of this register is 04h. Besides this, the FPG1/FPB1/FPR1 pins become inputs and provide data in place of RGBADC data output.	
			04h = Digital video decoder direct input test This test mode allows digital data to be input from DTVD pins to the input of the digital logic of the video decoder. (Replaces ADC output)	
			DTVD(23-16) > "Y" decoder input data, DTVD(15-8) > "U" decoder input data	
			DTVD(7-0) > "V" decoder input data	
			05h = Closed caption test mode.	
			06h = YCADC test mode (DTVD pins become outputs) YCADC digital output is made available externally.	
			"Y" ADC output data > DTVD(15-8), "C" & "FB" ADC output data > DTVD(7-0)	
			Index-1F3-bit-7 = 1 > "C" data hdex-1F3-bit-7 = 0 > "FB" data.	
			07h = Digital video decoder output test (DTVD pins become outputs) The output of the digital video decoder output is available externally.	
			"R" decoder out data > DTVD(23-16), "G" decoder out data > DTVD(15-8)	
			"B" decoder out data > DTVD(7-0)	
			"Vsync" > CLAMP "Hsync" > GPIO[1] "Hactive" > GPIO[0]	
			08h = RGBADC test mode (DTVD pins become outputs) RGBADC digital output is made available externally.	
			"G" ADC output data > DTVD(15-8), "B" & "R" ADC output data > DTVD(7-0)	
			Index-1F3-bit-7 = 1 > "B"data hdex-1F3-bit-7 = 0 > "R" data.	
			09h = DAC test mode. DTVD[7:0] inputs are routed to the DAC data input "DIN".	
			0Ah = Analog ADC Clamp test mode. DTVD[3:0] inputs are routed to ADC clamping control.	
			0Bh = DAC test mode. Internal generates incremental data for DAC data input.	
			11h = TW88 internal node to flat panel output	

Deleted: 0x19 - VBI Control Register (VBICNTL)¶

0x020 - Clamping Gain (CLMPG)

Bit	Function	R/W	Description	Reset
7-4	CLPEND	R/W	These 4 bits set the end time of the clamping pulse in the increment of 8 system clocks. The clamping time is determined by this together with CLPST.	5h
3-0	CLPST	R/W	These 4 bits set the start time of the clamping pulse in the increment of 8 system clocks. It is referenced to PCLAMP position.	0h

0x021 - Individual AGC Gain (IAGC)

Bit	Function	R/W	Description	Reset
7-4	NMGAIN	R/W	These bits control the normal AGC loop maximum correction value.	4h
3-1	WPGAIN	R/W	Peak AGC loop gain control.	1h
0	AGCGAIN8	R/W	This bit is the MSB of the 9-bit register that controls the AGC gain when AGC loop is disabled.	0

0x022 - AGC Gain (AGCGAIN)

Bit	Function	R/W	Description	Reset
7-0	AGCGAIN	R/W	These bits are the lower 8 bits of the 9-bit register that controls the AGC gain when AGC loop is disabled.	F0h

0x023 - White Peak Threshold (PEAKWT)

Bit	Function	R/W	Description	Reset
7-0	PEAKWT	R/W	These bits control the white peak detection threshold.	D8h

0x024- Clamp level (CLMPL)

Bit	Function	R/W	Description	Reset
7	CLMPLD	R/W	0 = Clamping level is set by CLMPL.	1
			1 = Clamping level preset at 60d.	
6-0	CLMPL	R/W	These bits determine the clamping level of the Y channel.	3Ch

0x025- Sync Amplitude (SYNCT)

	- <i>j</i> -			
Bit	Function	R/W	Description	Reset
7	SYNCTD	R/W	0 = Reference sync amplitude is set by SYNCT.	1
			1 = Reference sync amplitude is preset to 38h.	
6-0	SYNCT	R/W	These bits determine the standard sync pulse amplitude for AGC reference.	38h

0x026 - Sync Miss Count Register (MISSCNT)

			<u> </u>	
Bit	Function	R/W	Description	Reset
7-4	MISSCNT	R/W	These bits set the threshold for horizontal sync miss count threshold.	4h
3-0	HSWIN	RW	These bits set the size for the horizontal sync detection, window	4h

0x027 - Clamp Position Register (PCLAMP)

Bit	Function	R/W	Description	Reset
7-0	PCI AMP	RW	These bits set the clamping position from the PLL sync edge	2Ah

0x028 - Vertical Control I

Bit	Function	R/W	Description	Reset
7-6	VLCKI	R/W	Vertical lock in time.	00
			0 = fastest $3 = slowest$.	
5-4	VLCKO	R/W	Vertical lock out time.	00
			0 = fastest 3 = slowest.	
3	VMODE	R/W	This bit controls the vertical detection window.	0
			1 = search mode.	
			0 = vertical count down mode.	
2	DETV	R/W	1 = recommended for special application only.	0
			0 = Normal Vsync logic	
1	AFLD	R/W	Auto field generation control	0
			0 = Off 1 = On	
0	VINT	R/W	Vertical integration time control.	0
			1 = normal 0 = short	

0x029 - Vertical Control II

Bit	Function	R/W	Description	Reset
7-5	BSHT	R/W	Burst PLL center frequency control.	0h
4-0	VSHT	R/W	Vsync output delay control in the increment of half line length	00h

0x02A - Color Killer Level Control

Bit	Function	R/W	Description	Reset
7-6	CKILMAX	R/W	These bits control the amount of color killer hysteresis. The hysteresis amount is proportional to the value.	1h
5-0	CKILMIN	R/W	These bits control the color killer threshold. Larger value gives lower killer level.	38h

0x02B - Comb Filter Control

	Bit	Function	R/W	Description	Reset
Ī	7-4	HTL	R/W	Adaptive Comb filter combing strength control.	4h
Ī	3-0	VTL	R/W	Adaptive Comb filter combing strength control. Higher value provides stronger comb filtering.	4h

0x02C - Luma Delay and HFilter Control

Bit	Function	R/W	Description	Reset
7	CKLM	R/W	Color Killer mode. 0 = Normal 1 = fast (for special application)	0
6-4	YDLY	R/W	Luma delay fine adjustment. This 2's complement number provides –4 to +3 unit delay control.	3h
3-0	HFLT	R/W	Peaking control 2. The peaking curve is controlled by SCURVE bit.	0h

0x02D - Miscellaneous Control Register I (MISC1)

-			· · · · · · · · · · · · · · · · · · ·	
Bit	Function	R/W	Description	Reset
7	HPLC	R/W	Reserved.	0
6	EVCNT	R/W	1 = Even field counter in special mode. 0 = Normal operation.	0
5	PALC	R/W	Reserved.	0
4	SDET	R/W	ID detection sensitivity. A "1" is recommended.	1
3	TBC_EN	R/W	1 = Internal TBC enabled. (test purpose only) 0 = TBC off.	0
2	BYPASS	R/W	It controls the standard detection and should be set to '1' in normal use.	1
1	SYOUT	R/W	1 = Hsync is disabled when video loss is detected.	
			0 = Hsync is always generated.	0
0	HADV	R/W	Reserved.	0

0x02E - Miscellaneous Control Register II (MISC2)

·OLL	ooona.		control register if (med2)	
Bit	Function	R/W	Description	Reset
7-6	HPM	R/W	Horizontal PLL acquisition time.	01
			0 = slow 1 = medium 2 = auto 3 = Fast	2h
5-4	ACCT	R/W	ACC time constant	
			00 = No ACC	
			01 = slow	2h
			10 = medium	
			11 = fast	
3-2	SPM	R/W	Burst PLL control.	1h
			0 = Slowest 1 = Slow 2 = Fast 3 = Fastest	ın
1-0	CBW	R/W	Chroma low pass filter bandwidth control.	1h
			0 = Low $1 = Medium$ $2 = High$ $3 = NA$	ın

0x02F - Miscellaneous Control III (MISC3)

Bit	Function	R/W	Description	Reset
7	NKILL	R/W	1 = Enable noisy signal color killer function in NTSC mode.	1
			0 = Disabled.	
6	PKILL	R/W	1 = Enable automatic noisy color killer function in PAL mode.	1
			0 = Disabled.	
5	SKILL	R/W	1 = Enable automatic noisy color killer function in SECAM mode.	1
			0 = Disabled.	
4	CBAL	R/W	0 = Normal output	0
			1 = special output mode.	
3	FCS	R/W	1 = Force decoder output value determined by CCS.	0
			0 = Disabled.	
2	LCS	R/W	1 = Enable pre-determined output value indicated by CCS when video loss is detected.	0
			0 = Disabled.	
1	ccs	R/W	When FCS is set high or video loss condition is detected when LCS is set high, one of two colors display can be selected.	0
			1 = Blue color.	
			0 = Black.	
0	BST	R/W	1 = Enable blue stretch.	0
			0 = Disabled.	

0x030 - Macrovision Detection

Bit	Function	R/W	Description	Reset
7 SI	D_FAIL	R		
6 PI	D_FAIL	R		-
5 F	SC_FAIL	R		-
4 SL	OCK_FAIL	R		
3	CSBAD	R	1 = Macrovision color stripe detection may be un-reliable	
2	MCVSN	R	1 = Macrovision AGC pulse detected.	-
			0 = Not detected.	
1	CSTRIPE	R	1 = Macrovision color stripe protection burst detected.	-
			0 = Not detected.	
0	CTYPE	R	This bit is valid only when color stripe protection is detected, i.e. CSTRIPE=1.	-
			1 = Type 2 color stripe protection	
			0 = Type 3 color stripe protection	

0x031 - Chip STATUS II (CSTATUS2)

			(
Bit	Function	R/W	Description	Reset
7 VC	R	R	VCR signal indicator	-
6	WKAIR	R	Weak signal indicator 2	-
5	WKAIR1	R	Weak signal indicator1	-
4	VSTD	R	Standard line per field indicator	-
3	NINTL	R	Non-interlaced signal indicator	-
2	WSSDET	R	1 = WSS data detected. 0 = Not detected.	-
1	EDSDET	R	1 = EDS data detected. 0 = Not detected.	-
0	CCDET	R	1 = CC data detected. 0 = Not detected.	-

0x032 - H Monitor (HFREF)

Bit	Function	R/W	Description	Reset
7-0	HFREF, etc.	R	Horizontal line frequency indicator	
			HREFI9:21 / GVALI8:11 / PHERRDO / CGAINO / BAMPO / MINAVG / SYTHRD / SYAMP	-

0x033 - CLAMP MODE(CLMD)

Bit	Function	R/W	Description	Reset
7-6	FRM	R/W	Free run mode. 0X = Auto mode 10 = 60 Hz 11 = 50 Hz	0h
5-4	YNR	R/W	Y HF Noise Reduction.	Q.
			0 = None $1 = smallest$ $2 = small$ $3 = medium$	0h
3-2	CLMD	R/W	Clamping mode control.	415
			00 = Sync top 1 = Auto 2 = Pedestal 3 = N/A	1h
1-0	PSP	R/W	Slice level.	416
			0 = Low 1 = Medium 2 = High	1h

Deleted: V

Deleted: V

0x034 - ID Detection Control (NSEN/SSEN/PSEN/WKTH)

Bit	Function		R/W	Description	Reset
7-6	Index		R/W	These two bits indicate which of the four lower 6-bit registers is currently being controlled. The write sequence is a two steps process unless the same register is written. A write of {ID,000000} selects one of the four registers to be written. A subsequent write will actually write into the register.	00
5-0	NSEN	/	R/W	IDX = 0 contrds the NTSC ID detection sensitivity (NSEN).	1E /
	SSEN	/		IDX = 1 contrds the SECAM ID detection sensitivity (SSEN).	20 /
	PSEN	/		IDX = 2 contrds the PAL ID detection sensitivity (PSEN).	1C/
	WKTH			IDX = 3 contrds the weak signal detection sensitivity (WKTH).	2A

0x035 - Clamp Control (CLCNTL)

Bit	Function	R/W	Description	Reset	
7	CTEST	R/W	Clamping control for debug use.	0	
6	YCLEN	R/W	1 = Y_channel clamp disabled	00	
			0 = Enabled.		
5 CC	LEN	R/W	1 = C channel clamp disabled	0	
			0 = Enabled.		
4	VCLEN	R/W	1 = V channel clamp disabled	0	
			0 = Enabled.		
3	GTEST	R/W	1 = Test.	0	
			0 = Normal operation.		
2	VLPF	R/W	Sync filter bandwidth control	0	
1	CKLY	R/W	Clamping current control 1.	0	
0	CKLC	R/W	Clamping current control 2.	0	

0x038 - Anti-Aliasing Filter and Decoder Control

Bit	Function	R/W	Description	Reset
7	DEC_SEL	R/W	Analog ADC input selection	1
			0 : Input from RGB path	
			1 : Input from Decoder path	
6-4 F	es erved	R/W	Reserved	,
3	FBPY	R/W	Anti-Aliasing Filter control channel Y	0
			0 : Filter 1 : Bypass	
2	FBPV	R/W	Anti-Aliasing Filter control channel V	0
			0 : Filter 1 : Bypass	
1	FBPC	R/W	Anti-Aliasing Filter control channel C	0
			0 : Filter 1 : Bypass	
0	MIX (SY+C)	R/W	Analog YOUT control	0
			0 : Y output, 1 : Y + C output	

Flat Panel Display Registers

0x040 to 0x04F - Scaler Input Control Registers

Address	Bit	R/W	Description	Reset
0x040	7	R/W	This bit has dual function. It serves as odd field detection method selection or ITU656 progressive/interlaced selection. If bits 3:2 of Index 44h does not choose ITU656:	0
			Odd Field Detection Method for Digital input port	
			0: Use internal default method	
			Use Detection method defined by register 0x45 If bits 3:2 selects ITU656, this bit sets the input to interlaced (0) or progressive(1).	
	6	R/W	Invert internal detected field signal	0
	5	R/W	Field is determined by the leading or trailing edge of input VSYNC when using 0x45 for field determination. 1: Trailing edge.	0
	4	R/W	Enable CSYNC (Composite SYNC); DTVHS is treated as a CSYNC input.	0
	3	R/W	DE polarity of the digital source. 0: Active High	0
	2	R/W	HSYNC polarity of the digital source. 0: Active High	0
	1	R/W	VSYNC polarity of the digital source. 0: Active High	0
	0	R/W	Invert Digital input port DTVCLK polarity, 0: Rising edge 1: Falling edge	0
Address	Bit	R/W	Description	Reset
0x041	7 R/	W	0= COAST signal stays at either 0 or 1.	0
			1= Enable COAST signal output.	
	6 R/	W	Change COAST polarity in the disabled state and default state.	0
			0: COAST is defaulted to "0" and driven to "0" outside of the window defined by 0x44	
			1: COAST is defaulted to "1" and driven to "1" outside of the window defined by 0x44	
	5 R/	W	Select Explicit DE (Data Enable also called HA for Horizontal Active);	1
			0: HA is asserted in the input active region defined by registers 0x47 through 0x4D	
			1: HA is defined by individual video source	
	4 R/	W	0 = Pin DTVDE is used as the data enable (DE).	0
			1 = Pin DTVDE is used as HSYNC input	
	3 R/	W	Reserved.	0
	2-0	R/W	Input clock DTVCLK delay time selection.	000
			000: No delay time inserted. Each increment increases the delay by 1 ns.	

Address	Bit	R/W	Description	Reset	
0x042	7	R/W	Enable field detection for Digital input port when index 44 bit 1 & 0 is 2'b01.	0	
0.042	6	R/W	Set this bit to "1" if the DTVVS input is not a pulse but a "field" signal.	0	
	5 R/	W	ITU656 even field VSYNC delay.		
	010		1: Delay the assertion to the falling edge of "ha".	0	
			0: No delay		
	4 R/	W	Use filtered HSYNC to maintain constant input HSYNC period.	0	
	3	R/W	Set this bit to 1 in 8 bit 601 mode if the Cr data arrives before Cb data.	0	
	2-0	R/W	Data bus routing selection for Digital input port	100	
			For 24 bit YpbPr or 24 bit RGB D TVD[23:16] DTVD[15:8] DTVD[7:0] 000: Pr/B YR Pb/G 001: Pr/B Pb/G YR Pr/B 010: Pb/G YR Pr/B 011: Pb/G Pr/B YR Pb/G Pr/B 100: Y/R Pb/G Pr/B 100: Y/R Pb/G Pr/B 101: Y/R Pb/G Pr/B 101: Y/R Pb/G Pr/B 101: Y/R Pb/G Pr/B 101: Y/R Pr/B Pb/G For 16 bit Ypb/Pr: Follow the table above with Y and Pb. Example: If Y data is conrected to DTVD[23:16] and Pb/Pr data is connected DTVD[7:0], the bus routing selection should be set to "101". If Explicit DE, Index 44 bit [4], isset, the very first DTVDE is assumed to have Pb data. On the other hand if Explicit DE is reset, Index 40 bit [3] is used to select the order of Pb /Pr. For 8 bit Y/Pb/Pr: Follow the table above with Pr. Example: If Y/Pb/Pr data is connected to DTVD[15:8], the bus routing selection can be set to "011" or "101". Use the table below for the correct data order. Index 41 bit 5 Index 40 bit 3 Index 42 bit 3 Data Order 1 X 0 Bb-Y-Pr-Y 1 X 1 PrY-Pb-Y 0 0 0 1 Pb-Y-Pr-Y 0 0 0 1 Pb-Y-Pr-Y 0 0 1 1 Pr-Y-Pb-Y 0 1 1 Y-Pr-Y-Pb-Y		
Address	Bit	R/W	Description	Reset	
0x043	7	R/W	When this bit is set to one, IRQ output is used to output the PLLCK.	0	
	6	R/W	Reserved.	0	
	5-4	R/W	FPCLK output driving capability control.	10h	
			00 = reserved		
	3	R/W	When this bit is set to one, GPIO[2] output is used to output the PLLCK. For PLL operation monitoring.	0	
	2	R/W	Reserved.	-	
	1-0	R/W	DEC_VS, DEC_HS polarity control	10h	
			00 = VS active hign, HS active low 01 = VS active high, HS active high		
			10 = VS active low, HS active low 11 = VS active low, HS active high		

Address	Bit	R/W	Description		Reset
0x044	7-6	R/W	Pin COAST is driven to "enabled" sta	te in the window defined below	00
			00: COAST enabled 1 HSYN VSYNC	C period before VSYNC and 7 HSYNC periods after	
			01: COAST enabled 2 HSYN after VSYNC	C periods before VSYNC and 8 HSYNC periods	
			10: COAST enabled 3 HSYN after VSYNC	C periods before VSYNC and 9 HSYNC periods	
			11: COAST enabled 4 HSYN after VSYNC	C periods before VSYNC and10 HSYNC periods	
	5	R/W	Reserved		0
	4 R/	W	1: 8 bit 601 input mode 0: 8bit 656 i	nput mode	0
	3-2	R/W	Input format selection;		10
			00: 422 (16 bit ITU601),	determined by the A	
			ρ <u>1</u> : <u>ITU656 (8 bits) or ITU601 (8 bit)</u> 10: 444,	determined by bit 4.	
			11: RGB		
	1 - 0	R/W	Input Video/DTV Source Selection;		00
			00: Internal analog video decoder, 01/10: DTV input port, 11: Line Lock ADC input port.		
Address	Bit	R/W	Description		Reset
0x045	7 - 4	R/W	Horizontal Ending Locations of inter-	nal Odd Field Detection for Digital input port	0101
	3 -0	R/W		nal Odd Field Detection for Digital input port	0100
			Start Pixel End Pixel	Start Pixel End Pixel	
			0000 32 64	1000 512 1024	
			0001 64 128	1001 576 1152	
			0010 12 8 256	1010 640 1280	
			0011 19 2 384	1011 704 1408	
			0100 25 6 512	1100 768 1536	
			0101 32 0 640	1101 832 1664	
			0110 38 4 768	1110 896 1792	
			0111 44 8 896	1111 960 1920	

Deleted: 01=444, ¶

Address	Bit	R/W	Description	Reset
0x046	7-0	R/W	Offset amount to re-construct VSYNC from CSYNC input. The L to H transition of CSYNC input provides the L to H transition of HSYNC. This register defines the amount of offset from this transition edge for generating VSYNC.	0010 0000
Address	Bit	R/W	Description	Reset
0x047	7-0	R/W	Input Active Window definition: Horizontal Starting Pixel Position - Low Byte.	0000 0000
Address	Bit	R/W	Description	Reset
0x048	7-0	R/W	Input Active Window definition:	1100 1111
0.10 10			Horizontal Ending Pixel Position - Low Byte	
Address	Bit	R/W	Description	Reset
0x049	7 - 4	R/W	Input Active Window definition:	0010
			Horizontal Ending Pixel Position – High (Total 12 bits).	
			This position is referenced to the rising edge of input HSYNC.	
	3	R/W	Reserved.	-
	2-0	R/W	Input Active Window definition:	000
			Horizontal Starting Pixel Position - High (Total 11 bits)	
			This position is referenced to the rising edge of input HSYNC.	
*Note: The	value w	vritten in	this register does not come into effect until a register write to index 0x047 or 0x048 is followed.	
Address	Bit	R/W	Description	Reset
0x04A	7-0	R/W	Input Active Window definition:	0001 0011
			Odd Field Vertical Line Start Position - Low Byte	
Address	Bit	R/W	Description	Reset
0x04B	7-0	R/W	Input Active Window definition:	0001 0011
			Even Field Vertical Line Start Position - Low Byte	
Address	Bit	R/W	Description	Reset
0x04C	7-0	R/W	Input Active Window definition: Vertical Length - Low Byte	0000 0000
Address	Bit	R/W	Description	Reset
0x04D	7	R/W	Reserved.	0
	6 - 4	R/W	Input Active Window definition:	011
			Vertical Length - High (Total 11 bits)*	
			The unit of this length is one input HSYNC.	
	3 - 2	R/W	Input Active Window definition:	00
			Even Field Vertical Line Start Position - High (Total 10 bits)*.	
			This position is referenced to the rising edge of input VSYNC.	
	1 - 0	R/W	Input Active Window definition:	00
			Odd Field Vertical Line Start Position - High (Total 10 bits)*.	
	1	1	This position is referenced to the rising edge of VSYNC.	

Deleted: I

TECHWELL, INC. 63 *R EV. A* 02/05/2008

Address	Bit	R/W	Description	Reset
0x04E	7	R/W	Reserved.	0
	6 R/	W	GPIO[2] input/output selection.	0
			1: Output (see 0x43 and 0x50 for data source). 0: Input	
	5 R/	W	GPIO[1] input/output selection.	0
			1: Output (see 0x4F for data source). 0: Input	
	4 R/	W	GPIO[0] input/output selection.	0
			1: Output (see 0x4F for data source). 0: Input	
	3	R/W	Reserved	-
	2	R/W	Reserved.	-
	1	R/W	Reserved.	-
	0	R/W	Reserved.	-
Address	Bit	R/W	Description	Reset
0x04F	7	R/W	Invert pin GPIO[1] output.	0
	6-5	R/W	Output source selection for pin GPIO[1].	00
			00: Data written to bit 4, 01: VDLOSS, 10: HLOCK, 11: BW_ACTIVE	
	4	R/W	Read: Shows the sampled input value of pin GPIO[1]	0
			Write: Holds the data that can be output to pin GPIO[1]	
	3 R/	W	Invert pin GPIO[0] output.	0
	2 - 1	R/W	Output source selection for pin GPIO[0].	00
			00: Data written to bit 0, 01: FIELD, 10: HZ50, 11: SLOCK	
	0	R/W	Read: Shows the sampled input value from pin GPIO[0]	0
			Write: Holds the data that can be output to pin GPIO[0]	
Address	Bit	R/W	Description	Reset
0x050	7-3	R/W	Reserved.	-
	2 R/	W	Invert pin GPIO[2] output.	0
	1 R/	W	Output source selection for pin GPIO[2].	0
			0 : Data written to bit 0	
			1 : SS-PLL Clock output if PLL test mode set(regFE[2]).	
	0	R/W	Read: Shows the sampled input value from pin GPIO[2]	0
			Write: Holds the data that can be output to pin GPIO[2]	

0x051 to 0x05C - Input Format Measurement Registers

Address	Bit	R/W	Description	Reset
0x051	7-0 R	/ W	Input Measurement Window definition: Horizontal Start - Low Byte	0010 0000
Address	Bit	R/W	Description	Reset
0x052	7-0 R		Input Measurement Window definition:	1111 1111
0.002	, , , ,	•••	Horizontal Stop - Low Byte	
Address	Bit	R/W	Description	Reset
0x053	7-4 R	/ W	Input Measurement Window definition:	0001
			Horizontal Stop - High three bits (Total 12 bits)	
			This Horizontal Stop position if referenced to the rising edge of input HSYNC and the unit is one input pixel.	
	3	R/W	Reserved	0
	2-0 R	/ W	Input Measurement Window definition:	000
			Horizontal Start - High three bits (Total 11 bits)	
			This Horizontal Start position if referenced to the rising edge of input HSYNC and the unit is one input pixel.	
Address	Bit	R/W	Description	Reset
0x054	7-0 R	/ W	Input Measurement Window definition:	0010 0000
			Vertical Start - Low Byte	
Address	Bit	R/W	Description	Reset
0x055	7-0 R	/ W	Input Measurement Window definition:	1111 1010
			Vertical Stop - Low Byte	
Address	Bit	R/W	Description	Reset
0x056	7	R/W	Reserved	0
	6-4 R	/ W	Input Measurement Window definition:	
			Vertical Stop - High three bits (Total 11 bits)	000
			This Vertical Stop position is referenced to the rising edge of input VSYNC and the unit is one input HSYNC.	
	3		Reserved	0
	2-0 R	/ W	Input Measurement Window definition:	
			Vertical Start - High three bits (Total 11 bits)	000
			This Vertical Start position is referenced to the rising edge of input VSYNC and the unit is one input HSYNC.	000
Address	Bit	R/W	Description	Reset
0x057	7-0 R		Result 0: Data byte 0 of 4 bytes Measurement Result	-
			(0x5B bits 7-4 specifies which result to read out)	
Address	Bit	R/W	Description	Reset
0x058	7-0 R		Result 1: Data byte 1 of 4 bytes Measurement Result	-
			(0x5B bits 7-4 specifies which result to read out)	
Address	Bit	R/W	Description	Reset
0x059	7-0 R		Result 2: Data byte 2 of 4 bytes Measurement Result	-
			(0x5B bits 7-4 specifies which result to read out)	
Address	Bit	R/W	Description	Reset
0x05A	7-0 R		Result 3: Data byte 3 of 4 bytes Measurement Result	-
			(0x5B bits 7-4 specifies which result to read out)	

Address	Bit	R/W	Description	Reset
0x05B	7 - 4	R/W	Select which measurement result to read out from 0x57 ~ 0x5A	
			0000: Phase Measurement Result - Blue (use Result 3-0 registers)	
			0001: Phase Measurement Result - Green (use Result 3-0 registers)	
			0010: Phase Measurement Result - Red (use Result 3-0 registers)	
			0011: Minimum Value (Result2: R, Result1: G, Result 0:B)	
			0100: Maximum Value (Result2: R, Result1: G, Result 0:B)	
			0101: VSYNC Period (Result3, 2) HSYNC Period (Result 1, 0)	
			0110: VSTNC Fellod (Results, 2) HSTNC Fellod (Result 1, 0) 0110: HSYNC Rise to HSYNC Fall Interval (Result 1, 0) and HSYNC Rise to HACTIVE Fall Interval (Result 3, 2).	
			0111: VSYNC pulse width (Result 1,0), Horizontal pixel counter value at	
			the leading edge of VSYNC (Result 3, 2). 1000: Min Horizontal Active Starting Pixel (Results 1 & 0) Max Horizontal Active Starting Pixel (Results 3 & 2)	0000
			1001: Min Horizontal Active Ending Pixel (Results 1 & 0) Max Horizontal Active Ending Pixel (Results 3 & 2)	
			1010: Vertical Active Starting Line recorded with a. Min Vertical Active Starting Line (Results 1 & 0) b. Max Vertical Active Starting Line (Results 3 & 2)	
			1011: Vertical Active Ending Line recorded with a. Min Vertical Active Ending Line (Results 1 & 0) b. Max Vertical Active Ending Line (Results 3 & 2)	
			1100: Horizontal counter value when buffer read pointer starts to toggle. Results 1 & 0)	
			1101: Luminance values. Mhimum luminance (Result 0) Maximum luminance (Result 1) Average luminance (Result2) 1110: VSYNC Period measured with 27 MHz clock (Result 2, 1 & 0).	
	3-2	R/W	Field Selection for Input Measurement	
	3 2	10,44	00: Odd field only 01: Even field only 1x: Disregard field	00
	1 R/	W	Reserved.	0
	0 R/	W	Start Input Measurement. This bit is self-cleared after the measurement is done.	0
Address	Bit	R/W	Description	Reset
0x05C	7 R/	W	0: Use FPCLK for input HSYNC period measurement.	0
			1: Use 27MHz clock for input HSYNC period measurement.	
	6 - 4	R/W	Noise mask bits for each of the 3 LSB input signals.	000
	3-1	R/W	Error Tolerance before asserting "Change Detected" status 000: Exact match 001: Up to 4 counts 0 10: Up to 8 counts 011: Up to 16 counts 100: Up to 32 counts 101: Up to 64 counts 110: Up to 128 counts 111: Up to 256 counts.	000
	0 R/	W	Enable Input VSYNC, HSYNC Period Change/Loss Detection. When this bit is set, the internal circuitry will perform new measurements. The new results are compared against the results retained in the registers obtained by the most recent measurement.	0
Address	D:4	R/W	Description	Posst
Address	7 - 4	R/W	Threshold value for input active region detection.	Reset
0x05D	7-4	IT/VV	Each increment increases the threshold value by 16.	0011
	3 R/	W	1:Enable luminance measurement.	0
	2-1	R/W	Noise filter selection for luminance measurement.	00
	0 R/	W	Reserved.	0

0x060 to 0x06B - Zoom Control Registers

Address	Bit	R/W	Description	Reset
0x060	7 - 0	R/W	Horizontal (X-Direction) Scale Up Factor – Higher Fraction Byte (Coarse adjustment) 65536 * (Input Horizontal Active Pixel Number) / (Flat Panel Horizontal Active Pixel Number) Example: VGA 640x480 , Panel Resolution: 1024x768 65536 * 640 / 1024 = 40960 = 0A000h	1011 0100
			Example: Decoder 720x240, Panel Resolution: 1024x768 65536 * 720 / 1024 = 46080 = 0B400h	
Address	Bit	R/W	Description	Reset
0x061	7-0	R/W	Horizontal (X-Direction) Scale Down Factor - Fraction Byte 128 * (Input Horizontal Active Pixel Number) / (Flat Panel Horizontal Active Pixel Number) Example: Decoder 720x240, Panel Resolution: 640x480 128 * 720 / 640 = 144 = 090h	1000 0000
Address	Bit	R/W	Description	Reset
0x062	7-0	R/W	Vertical (Y-Direction) Scale Up Factor – Higher Fraction Byte (Coarse adjustment) 65536 * (Input Vertical Active Pixel Number) / (Flat Panel Vertical Active Pixel Number) Example: VGA 640x480 , Panel Resolution: 1024x768 65536 * 480 / 768 = 40960 = 04000h Example: Decoder 720x240, Panel Resolution: 1024x768 65536 * 240 / 768 = 20480 = 05000h	0101 0000
Address	Bit	R/W	Description	Reset
0x063	7	R/W	1: Enable Panorama / Water-glass scaling.	0
	6-5	R/W	Reserved.	00
	4 R/	W	Set Zoom by-pass. When this bit is set, the Horizontal and Vertical scale up factors has no effects.	0
	3-2	R/W	Integer portion of Vertical (Y-Direction) Scale factor (Total 18 bits). For vertical scale up, maximum value is 0x10000. For vertical Y-direction scale down, the value should be larger than 0x100. Vertical Scale Factor < 0x10000: Up scaling Vertical Scale Factor = 0x10000: No scaling Vertical Scale Factor > 0x10000: Down scaling The max vertical down scaling factor that the scaler can handle is 0x20000.	00
	1	R/W	Horizontal (X-Direction) Scale Down Factor – Integer portion bit (Total of 9 bits)	0
	0	R/W	Horizontal (X-Direction) Scale Up Factor – Integer portion bit (Total 17 bits)	0
Address	Bit	R/W	Description	Reset
0x064	7-0	R/W	Horizontal (X-Direction) Scale Up Offset This offset is used to adjust the initial value for the X-Direction scale up operation.	0000 0000
Address	Bit	R/W	Description	Reset
0x065	7 - 0	R/W	Vertical (Y-Direction) Scale Up Offset for Odd field This offset is used to adjust the initial value for the Y-Direction scale up operation.	1000 0000
Address	Bit	R/W	Description	Reset
0x066	7 - 0	R/W	Horizontal non-display pixel number applied to both left and right sides. This is useful when displaying 4:3 image on wide screen 16:9 panel. Example: A wide screen panel with 1024 horizontal pixels. If this register has a value of 100, the active horizontal display will be 824 pixels. Each side is "blacked" out by 100 pixels. This register also serves as the panorama horizontal width definition.	0000 0000
Address	Bit	R/W	Description	Reset
0x067	7 R/	W	1: Non-display left/right independent control Use 0x66,67[1:0] only for left and use 0x6C,67[5:4] for right, 0:Use 0x66,67[1:0] for both left and right.	0
	5 - 4	R/W	Thnd2[9:8] Non display width for right side (MSB)	00
	3-2	R/W	Reserved	-
•	1 - 0	R/W	High 2 bits of 0x066 register.	00

Address	Bit	R/W	Description	Reset
0x068	7-0	R/W	Horizontal scale at the side of display in panorama scaling mode.	0000 0000
Address	Bit	R/W	Description	Reset
0x069	7-0	R/W	Horizontal (X-Direction) Scale Up Factor – Lower Fraction Byte (Fine adjustment)	0000 0000
Address	Bit	R/W	Description	Reset
0x06A	7-0	R/W	Vertical (Y-Direction) Scale Up Factor – Lower Fraction Byte (Fine adjustment)	0000 0000
Address	Bit	R/W	Description	Reset
0x06B	7-0	R/W	Vertical (Y-Direction) Scale Up Offset for Even field	0000 0000
Address	Bit	R/W	Description	Reset
0x06C	7-0	R/W	Thnd2[7:0] Non display width for right side (LSB)	0000 0000
Address	Bit	R/W	Description	Reset
0x06D	7-6	R/W	Reserved	-
	5-0	R/W	Top (or both Top and Bottom) line number to be masked	00 0000
Address	Bit	R/W	Description	Reset
0x06E	7 R/	W	Top/Bottom masking independent control enable. (0x6E[5:0] is active and 0x6D only controls top), 0: 0x6D controls both top and bottom [Default]	0
	6 R/	W	Reserved	-
	5-0	R/W	Bottom line number to be masked.	00 0000

0x070 to 0x07B - Image Adjustment Registers

Address	Bit	R/W	Description	Reset
0x070	7 R/	W	Reserved.	0
	6 R/	W	There are 2 sets of registers for index 71 ~ 76. 0: Select the 1 st set, R/G/B Contrast and R Brightness	0
			1: Select the 2 nd set, Y/Cb/Cr Contrast and Y Brightness	
	5 - 0	R/W	Hue Adjustment for Digital Input Port. These bits control the color hue. The range is +45 degrees to -45 degrees in 1.4 degree increments. 0 degrees is the default (xx10 0000)	10 0000
A ddroop	Di+	R/W		Donot
Address	7 - 0	R/W	Description Red (or Y) Contrast Adjustment for all input sources	Reset
0x071	7-0	R/VV	80h+: Higher contrast, 80h: Neutral, 80h-: Lower contrast	1000 0000
Address	Bit	R/W	Description	Reset
0x072	7-0	R/W	Green (or Cb) Contrast Adjustment for all input sources	4000 0000
			80h+: Higher contrast, 80h: Neutral, 80h-: Lower contrast	1000 0000
Address	Bit	R/W	Description	Reset
0x073	7 - 0	R/W	Blue (or Cr) Contrast Adjustment for all input sources	1000 0000
			80h+: Higher contrast, 80h: Neutral, 80h-: Lower contrast	1000 0000
Address	Bit	R/W	Description	Reset
0x074	7-0	R/W	Red (or Y) Brightness Adjustment for all input sources 80h+: Higher brightness, 80h: Neutral, 80h-: Lower brightness	1000 0000
Address	Bit	R/W	Description	Reset
0x075	7 - 0	R/W	Green Brightness Adjustment for all input sources 80h+: Higher brightness, 80h: Neutral, 80h-: Lower brightness	1000 0000
Address	Bit	R/W	Description	Reset
0x076	7 - 0	R/W	Blue Brightness Adjustment for all input sources 80h+: Higher brightness, 80h:Neutral, 80h-: Lower brightness	1000 0000
Address	Bit	R/W	Description	Reset
0x077	7-4	R/W	Coring function for peaking control.	0011
0,,0,,	3-0	R/W	Peaking adjustment	1111
Address	Bit	R/W	Description	Reset
0x078	7 R/	W	Sharpness frequency select. 0 = Lowfreq. 1 = High freq.	0
0,070	6 R/	W	Reserved.	-
	5-4	R/W	YNR.	00
	3-0	R/W	Sharpness adjustment.	1010
Address	Bit	R/W	Description	Reset
0x079	7-4	R/W	Reserved.	-
0,070	3 R/	W	Reserved.	-
	2-0	R/W	Reserved.	_
Address	Bit	R/W	Description	Reset
0x07A	7-0	R/W	Reserved.	-
Address	Bit	R/W	Description	Reset
	7 - 4	R/W	Reserved.	Neset
0x07B	3-0	R/W	Reserved	0100
	3-0	K/VV	110001100	0100

0x07C to 0x08B - Black/White Stretch Adjustment Registers

Address	Bit	R/W	Description	Reset
0x07C	7	R/W	1: BW stretch test.	0
	6	R/W	1: Use histogram information.	0
	5	R/W	Black level selection. 0:0 1:16	0
	4	R/W	White level selection. 0: 235 1: 255	1
	3	R/W	Black stretch limit. 1: Stretch regardless of black level, 0: Limit stretch up to black level	1
	2	R/W	White stretch limit. 1: Stretch regardless of white level, 0: Limit stretch up to white level	1
	1	R/W	1: Bypass BW stretch and peaking 0: Normal	0
	0	R/W	1: BW stretch enable, 0: Disable.	0
Address	Bit	R/W	Description	Reset
0x07D	7-0	R/W	Y Min/Max detection window start line, lower 8 bits (total 10 bits).	0000 1000
Address	Bit	R/W	Description	Reset
0x07E	7-0	R/W	Y Min/Max detection window line end, lower 8 bits (total 10 bits).	1111 0110
Address	Bit	R/W	Description	Reset
0x07F	7-4	R/W	Reserved.	0000
	3-2	R/W	Y Min/Max detection window line end, upper 2 bits.	10
	1-0	R/W	Y Min/Max detection window start line, upper 2 bits.	00
Address	Bit	R/W	Description	Reset
0x080	7-0	R/W	BWHDLY, Y Min/Max detection window H margin from Start/End pixel of HACTIVE.	0001 0000
Address	Bit	RW	Description	Reset
0x081	7-6	R/W	Reserved	00
A al alas a a	5-0	R/W R/W	Y Min/Max Horizontal filter gain.	00 1101
Address 0x082	7 - 6	R/W	Description Reserved	Reset 00
UXU62	5-0	R/W	Y Min/Max Vertical filter gain.	00 0011
Address	Bit	RW	Description	Reset
0x083	7-0	R/W	Minimum required Y difference for BW stretch. If Ymax – Ymin is smaller than this value, BW stretch will turned off.	0000 0000
Address	Bit	R/W	Description	Reset
0x084	7-0	R/W	Tilt point for black stretch.	0110 0111
Address	Bit	R/W	Description	Reset
0x085	7-0	R/W	Tilt point for white stretch.	1001 0100
Address	Bit	R/W	Description	Reset
0x086	7-0	R/W	Maximum Ymin for Black stretch. If Ymin is bigger than this value, Black stretch will turned off.	0001 1000
Address	Bit	R/W	Description	Reset
0x087	7-0	R/W	Minimum Ymax for White stretch. If Ymax is smaller than this value, White stretch will turned off.	1110 1000
Address	Bit	R/W	Description	Reset
0x088	7	R/W	1: Adjust White stretch gain for smoother transient. 0: No adjustment.	1
	6	R/W	1: Adjust Black stretch gain for smoother transient. 0: No adjustment.	1
	5 R	W	Reserved.	0
	4-0	R/W	Amount of modification for tilt point.	0 1010
Address	Bit	R/W	Description	Reset
0x089	7 R	W	Reserved.	0
	6-0	R/W	Black/White Stretch Field recursive filter gain.	000 0010
Address	Bit	R/W	Description	Reset
0x08A	7-5	R/W	Reserved.	000
	4-0	R/W	Stretch off point	0 1010

Address	Bit	R/W	Description	Reset
0x08B	7-5	R/W	Reserved.	000
	4 - 0	R/W	Hysteresis for Stretch on from stretch off state.	0 0100

0x092 to 0x09D - OSD Control Registers

Address	Bit	R/W	Description	Reset
0x092	3-0	R/W	Reserved for test.	0110
Address	Bit	R/W	Description	Reset
0x094	7	R/W	Font RAM select 0 : Font ROM 1: Font RAM	0
	6	R/W	1: Character Italic effect enable.	0
	5	R/W	1: Character Underline effect enable.	0
	4	R/W	1: Character Bordering/Shadowing effect enable.	0
	3-2	R/W	OSD RAM Auto Increase of Write Address Mode Selection. 00: Normal mode 01: Font Data or Attribute Address auto mode 11: Font Data auto mode(Previous Attribute data automatic write)	00
	1	R/W	OSD RAM Auto Clear Mode	0
	0	R/W	Font/OSD RAM Serial Bus Access 0: OSD RAM 1: Font RAM access	0
Address	Bit	R/W	Description	Reset
0x095	7	R	For every end of window 1 active, this signal is toggled.	-
	6	R	For every end of active window, this signal is toggled.	-
	5	R/W	1: Enable character horizontal extension.	0
	4	R/W	Register 097h, 098h Read mode selection.	0
	4		0 : Normal display 1: QVGA display	
	3-0	R/W	Reserved.	0000
Address	Bit	R/W	Description	Reset
0x096	7-0	R/W	OSD RAM Address (word address for single byte access).	0000 0000
Address	Bit	R/W	Description	Reset
0x097	7 - 0	R/W	OSD RAM Data Port Hi (Font Data).	-
Address	Bit	R/W	Description	Reset
0x098	7-0	R/W	OSD RAM Data Port Lo (Font Attribute).	-
Address	Bit	R/W	Description	Reset
0x099	7-0	R/W	Serial Bus Font RAM Address.	0000 0000
Address	Bit	R/W	Description	Reset
0x09A	7-0	R/W	Serial Bus Font RAM Data Port.	-
Address	Bit	R/W	Description	Reset
0x09B	7-0	R/W	Programmable SRAM address start position for Multi-Color fonts.	0011 0001
Address	Bit	R/W	Description	Reset
0x09C	7	R/W	When set, the content of OSD RAM bit16 is read out from bit 7 of index 094.	0
	6-5	R/W	Reserved.	000
	4	R/W	OSD ON/OFF Enable Control 0: OSD ON, 1: OSD OFF	0
	3-0	R/W	Character color look up table write address select.	0000
Address	Bit	R/W	Description	Reset
0x09D	7-0	R/W	Character color look up table data port.	00h

0x09E to 0x0AE - OSD Window Control Registers

	UXU			
Address	Bit	R/W	Description	Reset
0x09E	7 - 4	R/W	Window alpha blending color selection.	0000
	3-2	R/W	Reserved.	00
	1-0	R/W	Window selection (Window #n).	00
Address	Bit	R/W	Description	Reset
0x09F	7	R/W	OSD Window #n Background Color Look-up Table selection.	0
	6 - 4	R/W	OSD Window #n Background Color control (Register setting flow for OSD : step_3).	
			000 : Black 001 : Blue 010 : Green 011 : Cyan	000
			100 : Red 101 : Magenta 110 : Yellow 111 :White	
	3	R/W	OSD Window #n 3-D effect top/bottom toggle.	0
	2	R/W	OSD Window #n 3-D effect enable.	0
	1	R/W	OSD Window #n 3-D effect Level Control.	0
	0 R	W	OSD Window #n Enable.	0
Address	Bit	R/W	Description	Reset
0x0A0	7-6	R/W	Reserved.	00
	5 - 4	R/W	OSD Window #n V-Start Location High 2 bits (total 10 bits).	00
	3 R/	W	Reserved.	0
	2-0	R/W	OSD Window #n H-Start Location High 3 bits (total 11 bits).	000
Address	Bit	R/W	Description	Reset
0x0A1	7-0	R/W	OSD Window #n H-Start Location Low 8-bit (1 pixels per step).	0000 0000
Address	Bit	R/W	Description	Reset
0x0A2	7-0	R/W	OSD Window #n V-Start Location Low 8-bit (1 scan lines per step).	0000 0000
Address	Bit	R/W	Description	Reset
0x0A3	7-6	R/W	Reserved.	00
UXUAS	5-0	R/W	OSD Window #n H-Width (1 Character width per step).	00 0000
Address	Bit	R/W	Description	Reset
0x0A4	7-6	R/W	Reserved.	00
UXUA4	5-0	R/W		00 0000
A -1 -1	Bit	R/W	OSD Window #n V-Height (1 Character height per step).	
Address			Description OCD Window ## Poster Color Feeble	Reset
0x0A5	7	R/W	OSD Window #n Border Color Enable.	0
	6-4	R/W	OSD Window #n Border Color control.	000
	3-0	R/W	OSD Window #n Border Color Width (1 pixel or scan line per step).	0000
Address	Bit	R/W	Description	Reset
0x0A6	7	R/W	OSD Window #n Border Color Look-up Table Selection Bit.	0
	6-0	R/W	OSD Window #n H-Border Width (1 pixel per step).	000 0000
Address 0x0A7	Bit	R/W	Description	Reset
UXUA7	7 R/	W	Reserved	0
	6-0	R/W	OSD Window #n V-Border Width (1 scan line per step).	000 0000
Address	Bit	R/W	Description	Reset
0x0A8	7 - 4	R/W	Character V-Space inside Window #n (1 scan line per step).	0000
	3-0	R/W	Character H-Space inside Window #n (1 pixel per step)	0000
Address	Bit	R/W	Description	Reset
0x0A9	7-6	R/W	OSD Window #n Vertical Zoom. 00: no zoom, 01: x2, 10: x3, 11: x4	00
	5 - 4	R/W	OSD Window #n Horizontal Zoom. 00: no zoom, 01: x2, 10: x3, 11: x4	00
	3-0	R/W	Reserved.	0000
Address	Bit	R/W	Description	Reset
0x0AA	7 - 0	R/W	OSD Display RAM starting address (low byte) of OSD Window #n.	0000 0000

 TECHWELL, INC.
 72 R
 EV. A

 02/05/2008
 02/05/2008

Address	Bit	R/W	Description	Reset
0x0AB	7	R/W	OSD Window #n shadow enable.	0
	6-4	R/W	OSD Window #n shadow color control.	000
	3-0	R/W	OSD Window #n shadow width.	0000
Address	Bit	R/W	Description	Reset
0x0AC	7-4	R/W	Reserved.	0000
	3-0	R/W	OSD Window #n alpha blending amount.	0000
Address	Bit	R/W	Description	Reset
0x0AD	7	R/W	OSD Window #n shadow Color Look-up Table Selection.	0
	6	R/W	1: OSD Window #n multicolor font enable.	0
	5	R/W	1: Character vertical extension enable.	0
	4	R/W	Character Border/Shadow selection. 1: Shadow 0: Border	0
	3	R/W	OSD Window #n character border/shadow color Look-up Table Selection	0
	2-0	R/W	OSD Window #n character border/shadow color Control	000
Address	Bit	R/W	Description	Reset
0x0AE	7-4	R/W	Reserved.	0000
	3	R/W	Character V-Space inside Window #n (1 scan line per step) MSB bit.	0
	2	R/W	Character H-Space inside Window #n (1 pixel per step) MSB bit.	0
	1	R/W	OSD Window #n shadow width MSB bit.	0
	0	R/W	OSD Window #n Border Color Width (1 pixel or scan line per step) MSB bit.	0

0x0B0 to 0x0C6 - PANEL CONTROL

Address	Bit	R/W	Description	Reset
0x0B0	7 R/	W	Reserved	0
	6 R/	W	Set pin FPDE Active High 0: Active Low	1
	5 R/	W	Set pin FPHS Active High 0: Active Low	0
	4 R/	W	Set pin FPVS Active High 0: Active Low	0
	3 R/	W	Invert pin FPCLK polarity	0
			0: Output signals to flat panel (FPVS, FPHS, etc.) are referenced to the falling edge of FPCLK.	
	2 R/	W	Reserved	0
	1 R/	W	Reverse the bit order on panel data bus.	0
			0: MSB is on FPR[7], FPG[7], FPB[7].	
			1: MSB is on FPR[0], FPG[0], FPB[0].	
	0	R/W	Swapping Red and Blue data bus	0
			0 : No swapping	
			1 : Data bus swapping red and blue	
Address	Bit	R/W	Description	Reset
0x0B1	7 R/	W	TCON Mode select	00
			1: All of the panel output pins assign to TCON interface signals.	
			** Refer Timing Controller shared pin description after pin description	
	6	R/W	Set this bit to 1 making FPCLK become inactive during vertical blanking time.	0
	5 R/	W	DE mode selection. 1: FPVS and FPHS are forced to inactive state.	0
	4 R/	W	FP data outputs shift down 2 bits. When set, FPR0, FPR1, FPG0, FPG1, FPB0, FPB1 bus signals are shifted down by 2 bits.	0
	3 R/	W	Tri-state all the output signals to flat panel.	0
	2 - 0	R/W	Panel clock FPCLK delay time selection.	000
			000: No delay time inserted. Each increment increases the delay by 1 ns.	
Address	Bit	R/W	Description	Reset
0x0B2	7 - 0	R/W	FPHS Period - Low Byte	0011 1010
Address	Bit	R/W	Description	Reset
0x0B3	7 - 0	R/W	FPHS Active Pulse Width	0001 0000
			This register is usually filled in with the minimum FPHS pulse width requirement from the flat panel specification	
Address	Bit	R/W	Description	Reset
0x0B4	7 - 0	R/W	Flat Panel Horizontal Back Porch Width The duration from the trailing edge of FPHS to the leading edge of FPDE.	0001 1011
			This register is usually filled in with the minimum horizontal back porch requirement from the flat panel specification.	
Address	Bit	R/W	Description	Reset
0x0B5	7-0	R/W	FPDE Horizontal Active Length	0000 0000

Address	Bit	R/W	Description	Reset
0x0B6	7 R/	W	When this bit is set, the internal circuitry uses the programmed value of index B6[3:0] and index B2[7:0] as the FPHS period disregarding the setting of "Auto Calculation", bit 1 of index BE.	0
	6 - 4	R/W	FPDE Horizontal Active Length – High three bits (Total 11 bits)	100
			This horizontal active length is equivalent to the panel horizontal resolution. For example, the horizontal resolution of an XGA panel is 1024.	
	3-0	R/W	FPHS Period – High three bits (Total 12 bits)	0010
			The following formula gives the correct number to fill in for FPHS period.	
			FPHS_Period = F_pllcki / (F_ihsync * VSUR)	
			Where F_pllcki is the frequency of EXTCLK, F_ihsync is the frequency of input HSYNC, and VSUR is the vertical scale up ratio.	
			VSUR = (Panel Vertical Resolution) / (Input Vertical Resolution)	
			Example: Input is VGA with HSYNC frequency 31.5KHz with 60 Hz refresh rate to be displayed on an XGA panel.	
			VSUR = 768/480 = 1.6	
			Choose F_pllcki = 69 MHz	
			FPHS_Period = 69000000 / (31500 * 1.6) = 1369.05 → 1369 = 559h	

Note: The unit for Index B2 through B6 is one panel pixel clock, which is either the output of internal PLL or EXTCLK.

The FPHS Period should be larger than the sum of 1) FPHS Active Pulse Width, 2) FPHS Back Porch Width, and 3) FPDE

Horizontal Active Length.

TIOTIZOTILA	ACTIVE	_crigui.		
Address	Bit	R/W	Description	Reset
0x0B7	7-0	R/W	FPVS Period - Low Byte	0010 0110
Address	Bit	R/W	Description	Reset
0x0B8	7-0	R/W	FPVS Active Pulse Width	0000 0110
			The unit of this pulse width is one FPHS.	
			This register is usually filled in with the minimum FPVS pulse width requirement from the flat panel specification.	
Address	Bit	R/W	Description	Reset
0x0B9	7-0	R/W	Flat Panel Vertical Back Porch Width	0001 1111
			The unit of this pulse width is one FPHS.	
			The following formula gives the correct number to fill in for FPVS back porch.	
			FPVS_Back_Porch = (VAS-VSYNC_pw+2)* VSUR-FPVS_Pulse_Width	
			Where VAS is the input Vertical active starting line number, VSYNC_pw is the input VSYNC pulse width, VSUR is the Vertical Scale Up ratio.	
			VSUR = (Panel Vertical Resolution) / (Input Vertical Resolution)	
Address	Bit	R/W	Description	Reset
0x0BA	7-0	R/W	Flat Panel Vertical Active Length - Low Byte	0000 0000
Address	Bit	R/W	Description	Reset
0x0BB	7	R/W	Early start. Start to output data earlier in non auto calculation mode.	0
	6 - 4	R/W	Flat Panel Vertical Active Length - High three bits (Total 11 bits)	011
			The unit of this active length is one FPHS	
			This vertical active length is equivalent to the panel vertical resolution. For example, the vertical resolution of an XGA panel is 768.	
	3	R/W	This bit is for internal used.	0
	2-0	R/W	FPVS Period – High three bits (Total 11 bits)	011
			The unit of this period is one FPHS.	

Note: The unit for Index B7 through BB is one FPHS, i.e. whenever there is an active FPHS, the count is incremented by 1. The FPVS Period should be larger than the sum of 1) FPVS Active Pulse Width, 2) FPVS Back Porch Width, and 3) Flat Panel Vertical Active Length.

Note: The value written in this register does not come into effect until it is followed by a register write to index 0x0B7 or 0x0BA.

TECHWELL, INC. 75 *R EV. A* 02/05/2008

Address	Bit	R/W	Description			
0x0BC	7	R/W	This is pixel double function for vertical scaling.			
			Enable this bit, the horizontal scaling ratio register value must set exactly two times.			
			0 : Disable, 1 : Enable			
	6-4	R/W	Dither Option Code "010" is recommended for 6:6:6 output	000		
	3	R/W	This is line double function for vertical scaling.	0		
			Enable this bit, the vertical scaling ratio register value must set exactly two times.			
			0 : Disable, 1 : Enable			
	2-0	R/W	Dither Output Format Selection "001" is recommended for 6:6:6 output	000		

Table 6 Dither Output Selection and Calculations

I able 6	Dittier	Julpul	Selection and C	aicuiai	IU
Dither Output Format Selection	Flat Panel RGB Bit Format Output	Dither Option Code	Input LSBs Used in Dither Calculation	Dither Method	
000	8:8:8	xxx	n/a	none	
001	6:6:6	001 (1) (1) (1)	2x2	
		010 (1	,0) (1,0)	2x2	
		001	(2) (1) (2)	2x2	
010	5:6:5	010	(2,1) (1,0) (2,1)	2x2	
		011	(2,1,0) (1,0) (2,1,0)	2x2	
		001	(2) (2) (2)	2x2	
011	5:5:5	010	(2,1) (2,1) (2,1)	2x2	
		011	(2,1,0) (2,1,0) (2,1,0)	2x2	
		001	(3) (3) (3)	2x2	
		010	(3,2) (3,2) (3,2)	2x2	
100	4:4:4	011	(3,2,1) (3,2,1) (3,2,1)	2x2	
		100	(3,2,1,0) (3,2,1,0) (3,2,1,0) 4	x4	

ns				
Di ther Output Format Selection	Flat Panel RGB Bit Format Output	Dither Option Code	Input LSBs Used in Dither Calculation	Dither Method
		001	(4) (4) (4)	2x2
101	3:3:3	010	(4,3) (4,3) (4,3)	2x2
	0.0.0	011	(4,3,2) (4,3,2) (4,3,2)	2x2
		100	(4,3,2,1) (4,3,2,1) (4,3,2,1)	4x4
		001	(4) (4) (5)	2x2
110	3:3:2	010	(4,3) (4,3) (5,4)	2x2
		011	(4,3,2) (4,3,2) (5,4,3)	2x2
		100	(4,3,2,1) (4,3,2,1) (5,4,3,2)	4x4

Address	Bit	R/W	Description	Reset		
0x0BD	7-0	R/W	Output Vsync delay from Input Vsync	0000 1000		
Address	Bit	R/W	Description	Reset		
0x0BE	7	R/W	Force long. In auto calculation with this bit set, the FPHS period assumes the next higher integer value if the calculated FPHS contains fractional part.			
	6 R/W Force short. In auto calculation with is bit set, the FPHS period assumes the integer part; i.e. the fractional part of the calculated FPHS period is discarded.					
	5	5 R/W Tri-State PWM pin.				
	4	R/W	PWM polarity. 1: Active low			
	3	R/W	When set, the input "HACTIVE" or "DE" is forced to inactive if either VSYNC or HSYNC is active.	0		
	2	R/W	Force into free run mode.	0		
	1	R/W	Enable auto calculation. When this bit is set, an internal circuitry calculates the optimum FPHS period, and then adjusts the FPHS period dynamically so that for one vsync (FPVS) period it has integer multiples of FPHS. The internal circuitry also adjust the FPHS active position to minimize the line buffer overflow/underflow.	0		
	0	R/W	When this bit is set, the input VSYNC is delayed by the amount specified by index 0xBD in the unit of input HSYNC. The regular meaning of index 0xBD – "Output VSYNC delay from Input VSYNC" is fixed at 2.	0		

Address	Bit	R/W	Description	Reset
0x0BF	7-6	R/W	Display single field on flat panel.	00
			0x : Function disabled. 10 : Display odd field. 11 : Display even field.	
	5	R/W	When set the field signal is reversed in the auto calculation circuitry.	0
	4	R/W	Select different vertical sync source in single field input.	0
	3	R/W	No even field initialization	0
	2-0	R/W	Even field delay. 001=+1, 010=+2, 101=+5, 110=-1, 111=-2	000
Address	Bit	R/W	Description	Reset
0x0C0	7	R/W	Bits 8 to 1 of 13 bit counter – C2(3-0), C0(7-0)	0000 0000
Address	Bit	R/W	Description	Reset
0x0C1	7	R/W	Bits 8 to 1 of 13 bit counter – C2(7-4), C1(7-0)	0000 0000
Address	Bit	R/W	Description	Reset
0x0C2	7 - 4	R/W	Upper 4 bits (bits 13 to 9) of 13 bit counter – C2(7-4), C1(7-0)	0000
0,002			Francisco Francisco de deixano (Francisco de Alberta) (Francisco de Alberta)	
			For non-Free-Run mode, this specifies the upper 12-bits of the initial value of a 13-bit counter for the even field.	
			For Free-Run with Calibrate bit set, this specifies the value for the vertical line	
			counter to load at the falling edge of input VSYNC.	
	3-0	R/W	Upper 4 bits (bits 13 to 9) of 13 bit counter – C2(3-0), C0(7-0)	0000
			For non-Free-Run mode, this specifies the upper 12-bits of the initial value of a	
			13-bit counter for the odd field.	
			For Free-Run with Calibrate bit set, this specifies the value for pixel counter to load at the falling edge of input VSYNC.	
Address	Bit	R/W	Description	Reset
0x0C3	7-6	R/W	Even field vertical start point adjustment.	00
ολοσο			00 : Even field start with the same line count specified in 0x as odd field.	
			01 : Even field start with one extra line count specified in 0xC1.	
			10 : Even field start with one less line count specified in 0xC1.	
	5-0	R/W	Reserved	00 0000
Address	Bit	R/W	Description	Reset
0x0C4	7	R/W	PWM clock selection	0
			0: 27 MHz (XTAL27I input frequency) / 128	
			1:(27/2MHz) / 128	
			Decision and an artist of the DANA	
	6-0	R/W	Positive pulse width of the PWM.	100 0000
	6-0	R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks.	100 0000
Address	6 - 0 Bit	R/W	•	100 0000 Reset
Address 0x0C5			If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks.	
	Bit	R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description	Reset
0x0C5	Bit 7 - 0	R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved.	Reset 00h
0x0C5 Address	Bit 7 - 0 Bit	R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved. Description	Reset 00h Reset
0x0C5 Address 0x0C6 Address	Bit 7 - 0 Bit 7 - 0	R/W R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved. Description Reserved.	Reset 00h Reset 00h
0x0C5 Address 0x0C6	Bit 7 - 0 Bit 7 - 0 Bit 7 - 0	R/W R/W R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved. Description Reserved. Description	Reset 00h Reset 00h Reset
0x0C5 Address 0x0C6 Address	Bit 7 - 0 Bit 7 - 0 Bit 7 - 0	R/W R/W R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved. Description Reserved. Description PWM2 clock selection	Reset 00h Reset 00h Reset
0x0C5 Address 0x0C6 Address	Bit 7 - 0 Bit 7 - 0 Bit 7 - 0	R/W R/W R/W R/W	If this register has an "N" value, the positive pulse width duration is "N+1" PWM clocks. Description Reserved. Description Reserved. Description PWM2 clock selection 0: 27 MHz (XTAL27I input frequency) / 128	Reset 00h Reset 00h Reset

Low Speed ADC and MCU control Registers

0x0C8 to 0x0CA - LADC and MCU Control Registers

Address	Bit	R/W	Description	Reset
0x0C8	7	R/W	Reserved.	0
	6-5	R/W	MCU Debug Mode control bit	0
	4	R/W	LADC_PD_CMP control bit	0
	3 R/W LADC_PD control bit			
	2-0	R/W	Higher 3 bits of LADC Clock divide value. DIV Value = { 0X0C8[2:0], 1001}.	000
			Default LADC clock fequency = 27/9 = 3 MHZ	
Address	Bit	R/W	Description	Reset
0x0C9	7-0	R/W	LADC Channel 0 Input Value	0
Address	Bit	R/W	Description	Reset
0x0CA	7-0	R/W	LADC Channel 1 Input Value	0

0x0D0 to 0x0D3 - Status and Interrupt Registers

Address	Bit	R/W	Name	Description	Reset
0x0D0	7	R	Line buffer over flow	This bit is set if the FP clock count exceeds the maximum number in between two consecutive FPHS pulses for the even field, cleared by writing back a "1".	
	6	R	Line buffer under flow	This bit is set if the FP clock count exceeds the maximum number in between two consecutive FPHS pulses for the odd field, cleared by writing back a "1".	-
	5	R	Input VSYNC Loss status changed	This bit is set when the status bit of "Input VSYNC Loss" had changed, either 1 to 0 or 0 to 1. This bit is cleared by writing back a "1", or by resetting the "endet" bit.	-
	4	R	Input HSYNC Loss status changed	This bit is set when the status bit of "Input HSYNC Loss" had changed, either 1 to 0 or 0 to 1. This bit is cleared by writing back a "1", or by resetting the	-
				"endet" bit.	
	3	R/W	Video input status changed indication	Vdloss status bit change (register 1 bit 7) or det50 status bit change (register 1 bit 0) Write a one to this bit to reset.	0
	2	R	Input VSYNC Loss	This bit is set when the input VSYNC pulse is lost, reset by reappearance of VSYNC. An 11-bit counter is used for VSYNC period measurement. If this counter overflows 4 times, the VSYNC is considered to be lost.	-
	1 R		Input HSYNC Loss	This bit is set when the input HSYNC pulse is lost, reset by re-appearance of HSYNC. An 11-bit courter is used for HSYNC period measurement. If his counter overflows 4 times, the HSYNC is considered to be lost.	-
	0 R		SYNC detect status	Logic function of: Inverted "bit 1" ANDing with inverted "bit 2"	-
ddress	Bit	R/W	Name	Description	Reset
0x0D1	7 R		Input Measurement Data Ready	This bit is set when the measurement data is ready for readout, reset when a new "startm" is set.	-
	6 R		Power State Changed	This bit is set when the power management state has changed, reset by writing back a "1".	-
	5	R	Input VSYNC Period Change Detected	This bit is set when the input VSYNC period is changed, reset when "endet" is cleared. When "endet" bit is set, the VSYNC period is measured for every frame. If the difference from the last measurement result stored in the registers, is larger than the error tolerance, the VSYNC period is considered to have changed.	-

Deleted: FPHS max clock violation in even field

Deleted: FPHS max clock violation in odd field

Deleted: Reserved

Address	Bit	R/W	Name	Description	Reset			
	4 R		Input HSYNC Period Change Detected	This bit is set when the input HSYNC period is changed, reset when "endet" is cleared. When "endet" bit is set, the HSYNC period is measured for every scan line. If the difference from the last measurement result stored in the registers, is larger than the error tolerance, the HSYNC period is considered to have changed.	-			
	3	R	Line buffer Overflow or Underflow					
	2	R	VDCCDET	High if there is a change in VDLOSS or DET50 or CCVALID	-			
	1 R		VLOSS/ HLOSS status changed	This bit reflects the "OR" condition of status bit index B0 bit 5 (VLOSS status changed) and index B0 bit 4 (HLOSS status changed).	-			
	0 R		"SYNC Detect Status" Changed	This bit is set when the status bit of "SYNC Detect Status" had changed, either 1 to 0 or 0 to 1. This bit is cleared by writing back a "1", or by resetting the "endet" bit.	-			
Address	Bit	R/W	Description		Reset			
0x0D2	7	R/W	Enable/Disable 0: 0: Enable	nable/Disable 0x0D1 bit 7 as an IRQ source Enable 1: Disable				
	6	R/W		Enable/Disable 0x0D1 bit 6 as an IRQ source				
	5	R/W	Enable/Disable 0.0	inable/Disable 0XD1 bit 5 as an IRQ source : Enable 1: Disable				
	4	R/W	Enable/Disable 0	:nable/Disable 0XD1 bit 4 as an IRQ source				
	3	R/W		XD1 bit 3 as an IRQ source 1: Disable	1			
	2	R/W	Enable/Disable 0	XD1 bit 2 as an IRQ source 1: Disable	1			
	1	R/W	Enable/Disable 0	XD1 bit 1 as an IRQ source 1: Disable	1			
	0	R/W	Enable/Disable 0.0	XD1 bit 0 as an IRQ source 1: Disable	1			
Address	Bit	R/W	Description	T. Disable	Reset			
0x0D3	7-3	R/W	Reserved.		-			
OXODO	2	R/W		DLOSS as an IRQ source 1: Disable	1			
	1	R/W		CVALID as an IRQ source 1: Disable	1			
	0	R/W	Enable/Disable D 0: Enable	ET50 as an IRQ source 1: Disable	1			

Deleted: Interrupt request status

0x0D4 to 0x0D8 - Power Management Registers

Address	Bit	R/W	Description	Reset			
0x0D4	7-0	R/W	MSB of an internal 23 bit divide down counter. The 27 MHz clock from XTAL27I is divided by this counter to serve as the clock for the Power State Transition timer.	0000 0000			
Address	Bit	R/W	Description	Reset			
0x0D5	7	R/W	Force the internal PCLK to "0".	0			
	6	R/W	Power sequence reference source selection. 0:27MHz 1:VSYNC	0			
	5-4	R	Show current power management state. These power states determine the states of pins FPPWC, FPBIAS & FP interface signals which includes FPVS, FPHS, FPDE, FPCLK and all data signals. FPPWC FPBIAS FP Interface Signals 00: Off "0" "0" "0" 01: Standby "1" "0" "0" 10: Suspend "1" "0" "1" or "0" 11: On "1" "1" "1" or "0" The transition between the power states does not occur right away. It takes place after the timer expiration by the corresponding timer counts defined in 0xD6-0xD8.	00			
	R/W Manual power sequencing control. When this bit is set, bits [2:0] control. FPBIAS, FP Interface Signals, and FPPWC directly.						
	2 R/W If bit 3 is "0" and this bit is "1", this enable auto power sequencing VSYNC loss & HSYNC loss> Off VSYNC loss & HSYNC active> Standby VSYNC active & HSYNC loss> Suspend VSYNC active & HSYNC active> On						
	1-0	R/W	Power state steering. When these 2 bits are written, assuming both bit 3 and bit 2 are 0's, and the current power state is different from the value written, the power state will be sequencing to the state that matches the value written. For example, current power state is 11. A 01 value is written. The power state will be steered to "01" and stay in "01. 00: Off State, 01: Standby, 10: Suspend, 11: ON state	00			
Address	Bit	R/W	Description	Reset			
0x0D6	7-4	R/W	Timer Counts for Suspend State to Standby State Transition	0000			
	3-0	R/W	Timer Counts for On State to Suspend State Transition	0000			
Address	Bit	R/W	Description	Reset			
0x0D7	7-4	R/W	Timer Counts for Power Off State to Standby State Transition	0000			
	3-0	R/W	Timer Counts for Standby State to Power Off State Transition	0000			
Address	Bit	R/W	Description	Reset			
0x0D8	7-4	R/W	Timer Counts for Standby State to Suspend Sate Transition	0000			
	3-0	R/W	Timer Counts for Suspend to On State Transition	0000			

0x0DA to 0x0DF - Color Enhancement

Address	Bit	R/W	Description	Reset
0x0DA	7-0	R/W	Color Enhancement Center Color phase for color 1. The range for center color phase is –180° ~ + 180°, 2 degree per step.	3Dh
Address	Bit	R/W	Description	Reset
0xDB	7-0	R/W	Color Enhancement Center Color phase for color 2. The range for center color phase is –180° ~ + 180°, 2 degree per step.	C3h
Address	Bit	R/W	Description	Reset
0xDC	7-0	R/W	Color Enhancement Center Color phase for color 3. The range for center color phase is –180° ~ + 180°, 2 degree per step.	FCh
Address	Bit	R/W	Description	Reset
0x0DD	7	R/W	1: Color Enhancement Enable, 0: Disable	0
	6-5 R	/ W	Color Enhancement Gain Spread Range for color 1 00: No enhance 01: -8° ~ +8° of center color phase 10: -16° ~ +16° of center color phase	00
			11 : -32° ~ + 32° of center color phase	
	4-0	R/W	Color Enhancement Gain for color 1. The minimum Gain value is 00000 and maximum is 11111 from 0 to 0.484 with 31 step of 1/64.	0000
Address	Bit	R/W	Description	Reset
0x0DE	7 R/	W	Reserved	0
	6-5 R	/ W	Color Enhancement Gain Spread Range for color 2 00: No enhance 01: -8° ~ +8° of center color phase 10: -16° ~ +16° of center color phase 11: -32° ~ + 32° of center color phase	00
	4-0	R/W	Color Enhancement Gain for color 2. The minimum Gain value is 00000 and maximum is 11111 from 0 to 0.484 with 31 step of 1/64.	0000
Address	Bit	R/W	Description	Reset
0x0DF	7	R/W	Reserved	0
	6-5 R	/ W	Color Enhancement Gain Spread Range for color 3 00: No enhance 01: -8° ~ +8° of center color phase 10: -16° ~ +16° of center color phase 11: -32° ~ + 32° of center color phase	00
	4-0	R/W	Color Enhancement Gain for color 3. The minimum Gain value is 00000 and maximum is 11111 from 0 to 0.484 with 31 step of 1/64.	0000

0x0E0 - Etc

ADDR	Bit	R/W	Description	Reset
0x0E0	7	R/W	Line buffer overflow/underflow status report method.	0
	6	R/W	Pixel clock counter selection for field selection for field detection circuitry.	0
	5	R/W	Reserved.	0
	4	R/W	Disable Serial Bus index address increment during multiple data write/read.	0
	3 -1	R/W	Reserved.	000
	0	R/W	Enable for write sequence register mode	0

0x0F0 - Gamma

Address	Bit	R/W	Description	Reset				
0x0F0	7	R/W	Enable Red gamma correction.	0				
	6	R/W	Enable Green gamma correction.	0				
	5	R/W	Enable Blue gamma correction.	0				
	4	R/W	Reserved.	0				
	3-2 R	/ W	Enable Gamma table address auto increment for reading/writing Gamma data port.	00				
			00: Disable, 01: Read Only,					
			10: Write Only, 11: Read/Write					
	1 - 0	R/W	R/W Gamma tables access selection:					
			Index address 0x0F1 to 0x0F2 are used for gamma table accesses. There are 3 sets of gamma table, one table for one color, sharing the same address port and data port. These 2 bits identifies which table is accessed.					
			00: RGB Gamma table 01: Red Gamma table					
			10: Green Gamma table 11: Blue Gamma table					
Address	Bit	R/W	Description	Reset				
0x0F1	7-0	R/W	Gamma table address port.	0000 0000				
Address	Bit	R/W	Description	Reset				
0x0F2	7-0	R/W	Gamma table data port.	-				
Address	Bit	R/W	Description					
0x0F3	7-1 R	/ W	Reserved	-				
	0	R/W	ADC Y Channel Gain Adjust High Register	0				
Address	Bit	R/W	Description	Reset				
0x0F4	7-0	R/W	ADC Y Channel Gain Adjust Low Register	00				

0x0F5 - DAC Control

Address	Bit	R/W	Description	Reset
0x0F5	7:5	R/W	*	0000 0000
	4-0	R/W	Dac R Channel Gain	

0x0F6 - DAC Control

Address	Bit	R/W	Description	Reset
0x0F6	7:5	R/W	*	0000 0000
	4-0	R/W	Dac G Channel Gain	

0x0F7 - DAC Control

Address	Bit	R/W	Description	Reset
0x0F7	7:5	R/W	Reserved	0000 0000
	4-0	R/W	Dac B Channel Gain	

0x0F8 - DAC Control

Address	Bit	R/W	Description	Reset				
0x0F8	7	R/W	DAC power down	0000 0000				
	6-1	R/W	*					
	0	R/W						

0x0F9 to 0x0FE - Spread Spectum Synthesizer Control Registers

Address	Bit	R/W	Description	Reset
0x0F9	7-6 R	/W	Internal operating clock selection	00h
			2'h0 : SS-PLL output clock	
			2'h1 : 27MHz XTAL	
			2'h2 : EXT_CK 2'h3 : Reserved	
	3-0 R	/W	FPLL[19:16]	
			PLL Oscillation frequency = 108MHz * FPLL / 2 ^ 17	
Address	Bit	R/W	Description	Reset
0x0FA	7-0	R/W	FPLL[15:8]	40h
Address	Bit	R/W	Description	Reset
0x0FB	7-0	R/W	FPLL[7:0]	00h
Address	Bit	R/W	Description	Reset
0x0FC	7-0 R	/ W	FSS[7-0],	40h
			Spread spectrum modulation frequency = 27MHz * FSS / 2^16	
Address	Bit	R/W	Description	Reset
0x0FD	7	R/W	PD_SSPLL, PLL power down control. 1 = Power Down	
	6-4	R/W	SSD, Spread spectrum gain divider.	30h
	3-0	R/W	SSG, Spread Spectrum gain control.	
			Frequency Deviation Control:	
			The Max percentage of frequency deviation is given by following equation. DEV = 2^8 * SSG / 2^SSD / 2^ FPLL * 100 %	
			DEV-2-0 33372-33D72-11 EE 100 /6	
Address	Bit	R/W	Description	Reset
0x0FE	7-6	R/W	PLL post divider	11h
			0-1 1-1/2 2-1/4 3-1/8	
	5-4	R/W	VCO Range	
			00:13.5 ~ 27MHz, 01:27 ~ 54 MHz	
	0.0/	10/	10:54 ~ 108MHz, 11:108 ~ 216MHz	
	3 R/	W	Observation and the A	
	2-0	R/W	Charge pump currents (uA) 3'b000 : 1.5	
			3'b001 : 2.5	
			3'b010:5	
			3'b011:10	
			3'b100:20	
			3'b101 : 40	
			3'b110:80	
			3'b111 : 160	

0x0FF (or 0x1FF)

Address	Bit	R/W	Description	Reset
0x0FF/	7-1	R/W	Reserved	00
0x1FF	0 R	/W	Index register page selection. 0: 0x000~0x0FE 1: 0x100 ~ 0x1FE	0

0x130 - CCFL Control I

Bit	Function	R/W	Description	Reset
70	VEN	R/W	Over voltage feedback control	1
			0 = disable 1 = enable	
6	OIEN	R/W	Over current feedback control	1
			0 = disable 1 = enable	
5	UIEN	R/W	Under current feedback control	1
			0 = disable 1 = enable	
4	FBEN	R/W	CCFL feedback loop control	1
			0 = open loop 1 = close loop	
3	LOCKV	R/W	0 = Dimming frequency set by FDIM	0
			1 = Dimming frequency locked to panel vertical sync.	
2	LOCkH	R/W	0 = PWM frequency set by FPWM	0
			1 = PWM frequency locked to panel horizontal frequency	
1	CCFLENB	R/W	0 = CCFL power up	1
			1 = CCFL power down.	
0	CCFLDEN	R/W	0 = CCFL disable.	0
			1 = CCFL enable.	

0x131 - CCFL Threshold

Bit	Function	R/W	Description	Reset
7-6	LVT	R/W	Lamp voltage threshold	2h
5-4	LILT	R/W	Lamp low current threshold	2h
3-0	LIT	R/W	Lamp normal current threshold	Dh

0x132 - CCFL Control II

Bit	Function	R/W	Description	Reset
7	LED_PD	R/W	0 = LEDC power up	0
			1 = LEDC power down	
6	LED_DIG_EN	R/W	0 = LEDC disable	0
			1 = LEDC enable	
5-4	CCFL_LEDC_ST	R/W	CCFL or LEDC status	-
3-0	LSTP	R/W	CCFL feedback gain control with 1 being the smallest gain.	4h

0x133 - CCFL PWM

Bit	Function	R/W	Description	Reset
7-0	FPWM	R/W	CCFL PWM control frequency	80h

0x134 - CCFL Dim Frequency

Bit	Function	R/W	Description	Reset	
7-0	FDIM	R/W	CCFL dimming frequency control.	84h	

0x135 - CCFL Dim Control

Bit	Function	R/W	Description	Reset
7	FPBIAS_EN	R/W	Enable FPBIAS to Pin#27	0
6 LE	DC_OUT_S EL	R/W	Enable LED_OUT to Pin#10	0
5 CCF	L_ OUT_S EL	R/W	Enable CCFLP to Pin#10 and CCFLN to Pin#11	0
4-0	DDIM	R/W	CCFL dimming control. 0=full brightness, 1F=lowest brightness	00h

0x136 - PWMTOP

	Bit	Function	R/W	Description	Reset
Ī	7-0	PWMTOP	R/W	Reserved	20h

0x137 - Spread Spectum Synthesizer Control Registers

Bit	Function	R/W	Description	Reset
7-6	Reserved	R/W	Reserved	0
5-4	LP_X8	R/W	Loop resistor selection for PLLX8	0
3-2	LP_X4	R/W	Loop resistor selection for PLLX4	0
1-0	CP X4	R/W	Charge-pump current selection for PLLX4	0

0x140 to 0x141 - GPO

Address	Bit	R/W	Description	Reset
0x140	7	R/W	Enable PWM2 to Pin#52	0
	6-0 R	/W	Enable for GP6 – GP0	0
Address	Bit	R/W	Description	Reset
0x141	7	R/W	Reserved	0
	6-0 R	/W	Data for GP6 – GP0	0

0X157 to 0x15A, 0x1F0 to 0x1F9 - Debug Registers

Address	Bit	R/W	Description	Reset
0x157	7-0	R	These four index addresses provide real time data read out of some internal counters.	-
0x158			The index of these counters is set by 0x05B[7:4].	
0x159				
0x15A			Index 0x157 0x158 0x159 0x15A	
			0 LVPCNT_ODD[7:0] LVPCNT_ODD[15:8] LVPCNT_ODD[23:16]	
			1 LVPCNT_EVN[7:0] LVPCNT_EVN[15:8] LVPCNT_EVN[23:16]	
			2 LIVCNT_CDD[7:0] LIVCNT_ODD[11:8]	
			3 LIVCNT_EVN[7:0] LIVCNT_EVN[11:8]	
			4 LHPCNT[7:0] LHPCNT[13:8] LBOVFC[7:0] LBOVFQ10:8]	
Address	Bit	R/W	Description	Reset
0x1F0	7 - 4	R/W	Index for simulation initialization of internal auto calculation counters.	0000
			0: VPCNT[23:0] Pixel counter for 1 VSYNC period	
			1: LVPCNT_ODD[23:0] Pixel counter for 1 Odd field VSYNC period	
			2: LVPCNT_EVN[23:0] Pixel counter for 1 Even field VSYNC period	
			3: IVCNT[11:0] Line counter for 1 VSYNC period	
			4: LIVCNT_ODD[11:0] Line counter for 1 Odd field VSYNC period	
			5: LIVCNT_EVN[11:0] Line counter for 1 Even field VSYNC period	
			6: GOCNT[23:0] Pixel counter from VSYNC to the beginning of output display	
			7: LGOOCNT[23:0]	
			8: LGOECNT[23:0] Pixel counter from VSYNC to thebeginning of output display (even)	

	3 R/	W	1: Force auto calculation to treat input as two fields.	0
	2 R/	W	1: Force auto calculation to treat input as one field.	0
	1 - 0	R/W	Sub index for the above counters, providing byte wide data read/write from/to 0x1F1.	00
			00: Bits [7:0] of the counter pointed by the index	
			01: Bits [15:8] of the counter pointed by the index 10: Bits [23:16] of the counter pointed by the index	
Address	Bit	R/W	Description	Reset
0x1F1	7-0	R/W		00h
			Data port for those counters mentioned in index 0x1F0.	
Address	Bit		Description	Reset
0x1F3	7	R/W	Chip test usage only. Data output selection for analog circuit test. 0: V data 1: C data	0
	6	R/W	When set, gray scale data replace the normal data output to panel. The content of index 61 is used as the first pixel data.	0
	5 R/	W	If this bit is set to "1", the scaler output is forced to all 0's.	0
	4 R/	W	Reserved.	0
	3 R/	W	Reserved.	0
	2 R/	W	Reserved.	0
	1 R/	W	Start OSD ROM self test.	0
	0	R/W	Start OSD RAM self test.	0
Address	Bit	R/W	Description	Reset
0x1F4	7-0	R	BWYMIN	-
Address	Bit	R/W	Description	Reset
0x1F5	7-0	R	BWYMAX	
Address	Bit	R/W	Description	Reset
0x1F6	7-0	R	BWFMIN	-
Address	Bit	R/W	Description	Reset
0x1F7	7-0	R	BWFMAX	-
Address	Bit	R/W	Description	Reset
0x1F8	7-0	R	BWBTILT	-
Address	Bit	R/W	Description	Reset
0x1F9	7-0	R	BWWTILT	-

Timing Controller Configuration Registers

0x175 - Polarity and Latch Pulse Control Register

Bit	Function	R/W	Description	Reset
7-5	Reserved	R/W	Reserved	-
4	CLPW	R/W	0 : CLP width one clock cycle 1: CLP width two clock cycle	0
3-0	POL_STEP	R/W	Polarity signal 16 steps control register	0

0x176 - GPIO Pixel Count High Register

Bit	Function	R/W	Description	Reset
7-4	Reserved	R/W	Reserved	-
3-0	GPIX_H[11:8]	R/W	GPIX_H[11:8]	0

0x177 - GPIO Pixel Count Low Register

Bit	Function	R/W	Description	Reset
7-0	GPIX_L[7:0]	R/W	GPIX_L[7:0]	5A

0x178 - GPIO Line Count High Register

Bit	Function	R/W	Description	Reset
7-4	Reserved	R/W	Reserved	-
3-0	GLINE_H[11:8]	R/W	GLINE_H[11:8]	0

0x179 - GPIO Line Count Low Register

Bit	Function	R/W	Description	Reset
7-0	GLINE_L[7:0]	R/W	GLINE_L[7:0]	7F

0x17A - GPIO Frame Count Register

В	it	Function	R/W	Description	Reset
7-	-3	Reserved	R/W	Reserved	-
2-	-0	GFRAME[2:0]	R/W	GFRAME[2:0]	1

0x17B - TCON and Delta RGB Misc. Control Register

 	7 GPIO_CON R/W TCON GPIO Control bit 6 LINE CON Delta RGB Line Control bit. Line control for Delta RGB mode. For example, odd line start				
Bit	Bit Function RW Description		Reset		
7	GPIO_CON	R/W	TCON GPIO Control bit	0	
6	with {R,G,B,} and even line start with {G,B,R,} or reversed.		0		
5-4			0		
3-2 CLPSEL[1:0] RW CLPSEL[1:0]		0			
1-0	CSPSEL[1:0]	R/W	CSPSEL[1:0]	0	

0x180 - Output Mode Control Register

Bit	Function	R/W	Description	Relative Pin	Reset
7	GPIO_0	R/W	LCD Panel signals control	0	
			0 : Normal (Same as before)		
			1 : All signals and data keep zero after GPIO[0] was zero.		
			(Between Back light off and LCD power OFF)		
6	TCCK_PH	R/W	TCCLK phase control if reg80[0] set is high. (Dual pixel mode)	TCCLK 0	
			0 :No clock phase shift		
			1 :Clock phase 90 degree shift		
			*** It's set regb0[3] (invert clock polarity) high and this bit		
			set high also then TCCLK is 270 degree shift.		
5	ROE_EN	R/W	ROE (Row Driver) Output Enable	TROE 1	
			0 : Disable		
			1 : Enable		
4-1	Reserved	R/W	Reserved		-
0	DIV_CK R	W	Output mode selection	TCCLK	Reset
			0 : One pixel data out per TCCLK		
			1 : Two pixel data out per TCCLK (Rising and Falling both)		

0x181 - Display Control Register

			•		
Bit	Function	R/W	Description	Relative Pin	Reset
7	Reserved R/	W	Reserved		-
6	POL_CON	R/W	TCON Polarity Swap Control bit		0
5	DELTA_LINE_	R/W	Delta RGB Line Control bit	0	
	CON		0 : To interpolate EVEN line.		
			1 : To interpolate ODD line.		
4	DELTA_LINE_	R/W	Delta RGB Interpolation Enable bit	0	
	EN		0 : Disable		
			1 : Enable pixel interpolation for DeltaRGB mode.		
3	REV_EN	R/W	Pixel data reverse cortrol	TCREV	0
			0: Data no reverse (Don't case TCREV signal)		
			1: Data reverse if TCREV signal is high period		
2	Reserved R/	W	Reserved	-	
1-0	INV	R/W	Inversion mode selection	TCINV	00
			2'b00 : Disable		
			2'b01 : Disable		
			2'b10 : Line Inversion		
			2'b11 : Frame Inversion		

0x182 - Display Direction Control Register

	ep.e.j		on control regions.		
Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved R/	W	Reserved		-
3-2	TOP_BTM	R/W	Top/Bottom display direction select	TRUDL	01
			2'b00 : Top low active (Normal)	TRSPT	
			2'b01 : Top high active (Normal)	TRSPB	
			2'b10 : Bottom low active (Flip)		
			2'b11 : Bottom high active (Flip)		
1-0	LFT_RHT R	W	Left/Right display direction select	TCLRL	01
			2'b00 : Left bw active (Normal)	TCSPL	
			2'b01 : Left high active (Normal)	TCSPR	
			2'b10 : Right low active (Mirror)		
			2'b11 : Right high active (Mirror)		

0x183 - Control Signal Polarity Selection Register

	00	 .	ciarry colocitor regions.		
Bit	Function	R/W	Description	Relative Pin	Reset
7-5	Reserved	R/W	Reserved		-
4	RCK_P	R/W	Row Clock Polarity Control signal	TRCLK 1	
3	ROE_P	R/W	Row Driver Output Enable signal	TROE 1	
			0 : Active low		
			1 : Active high		
2	RSP_P	R/W	Row Driver Start Pulse signal	TRSPT	1
			0 : Active low	TRSPB	
			1 : Active high		
1	CLP_P	R/W	Column Driver Latch Pulse signal	TCLP 1	
			0 : Active low		
			1 : Active high		
0	CSP_P	R/W	Column Driver Start Pulse signal	TCSPL	1
			0 : Active low	TCSPR	
			1 : Active high		

0x184 - Control Signal Generation Method Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-6	Reserved	R/W	Reserved		i
5	PGM_RCK	R/W	Row Driver Clock signal	TRCLK 0	
			0 : This is generate during horizontal display enable.		
			1 : It's generated that set TCON register address 1A0 though 1A3.		
4	PGM_ROE	R/W	Row Driver Output Enable signal	TROE 0	
			0 : This is generate during horizontal display enable.		
			1 : It's generated that set TCON register address 1AC though 1AF.		
			Also, this is relative to vertical active register 18C though 18F.		
3	PGM_RSP	R/W	Row Driver Start Pulse signal	TRSPT	0
			0 : This signal immediately generate and then keep one horizontal	TRSPB	
			period activation received from vertical active signal.		
			1 : It's generated that set TCON register address 1A4 though 1A7.		
			Also, this is relative to vertical back porch register B9.		
2	PGM_CP	R/W	Column Driver Polarity signal	TCPOL 0	
			0 : This signal toggling when horizontal display enable started.		
			1 : It's generated that set TCON register address 190 though 191.		
1	PGM_CLP	R/W	Column Driver Latch Pulse signal	TCLP 0	
			0 : This signal generate after horizontal display enable done a every scan line.		
			1 : It's generated that set TCON register address 192 though 195.		
0	PGM_CSP	R/W	Column Driver Start Pulse signal	TCSPL	0
			0 : This signal generate after horizontal display enable.	TCSPR	
			1 : It's generated that set TCON register address 19A though 19D.		
			Also, this is relative to horizontal back porch register B4.		

0x185 - Inversion signal operating period register

		<u> </u>			
Bit	Function	R/W	Description	Relative Pin	Reset
7-1	Reserved	R/W	Reserved		-
0	INV_SW	R/W	Inversion signal (Column Driver) working period selection	TCPOL 0	
			0 : Inversion signal working within display enable period		
			1 : Inversion signal working whole(display enable and blanking time)		
			period		

0x18A - Special Companies LCD Module Control Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-6	Reserved	R/W	Reserved		-
5-4	RSP_WIDTH	R/W	Row Driver Start Pulse width (period) selection	TRSPT	00
			0 : One horizontal period	TRSPB	
			1 : Two horizontal period		
			2 : Three horizontal period		
			3 : Four horizontal period		
3-2	Reserved	R/W	Reserved		-
1-0	COMPANY	R/W	LCD module company selection	TCPOLP	10
			2b00 : LG-Philips LCD module	TCPOLN	
			2b01 : Sharp LCD module		
			2'b10, 2'b11: Other companies LCD module		

0x18B - REVV(TCPOLP) / REVC(TCPOLN) Control Registers

Bit	Function	R/W	Description	Relative Pin	Reset
	REVV_REVC		REVV_REVC[7:0]; for use with Sharp panel	TCPOLP	4D
7-0		R/W		TCPOLN	

0x18C - Vertical Active Start High Register

0 0				
Bit	Function	R/W	Description	Reset
7-4	Reserved	R/W	Reserved	-
3-0	V_ST[11:8]	R/W	VER_ASH[11:8]	0

0x18D - Vertical Active Start Low Register

Bit	Function	R/W	Description	Reset
7-0	V_ST[7:0]	R/W	VER_ASL[7:0]	06

0x18E - Vertical Active End High Register

<u> </u>				
Bit	Function	R/W	Description	Reset
7-4	Reserved	R/W	Reserved	-
3-0	V_ED[11:8]	R/W	VER_AEH[11:8]	1

0x18F - Vertical Active End Low Register

<u> </u>				
Bit	Function	R/W	Description	Reset
7-0	V ED[7:0]	R/W	VER AEL[7:0]	E2

Column Driver Chip Control Signals Relative Registers

0x190 - Polarity Control High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4 R	es erved	R/W	Reserved		-
3-0	CP_SW[11:8]	R/W	Programmable polarity period high[11:8] value.	TCPOLP	2
				TCPOLN	

0x191 - Polarity Control Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	CP_SW[7:0]	R/W	Programmable polarity period low[7:0] value.	TCPOLP	D0
				TCPOLN	

0x192 - Load/Latch Pulse Start High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4 R	es erved	R/W	Reserved		-
3-0 C	L P ST[11:8]	R/W	LP HSH[11:8]	TCLP	2

0x193 - Load/Latch Pulse Start Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0 C	LP_ST[7:0]	R/W L	P_HSL[7:0]	TCLP	D0

0x194 - Load/Latch Pulse Width High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4 R	es erved	R/W	Reserved		
3-0 C	LP_ED[11:8]	R/W	LP_HEH[11:8]	TCLP	0

0x195 - Load/Latch Pulse Width Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0 C	L P_ED[7:0]	R/W L	P_HEL[7:0]	TCLP	06

0x19A - Column Driver Start Pulse High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4 R	es erved	R/W	Reserved		-
3-0	CSP_ST[11:8]	R/W	SP_HSH[11:8]	TCSPL	0
				TCSPR	

0x19B - Column Driver Start Pulse Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	CSP_ST[7:0]	R/W S	P_ HSL[7:0]	TCSPL	C8
				TCSPR	

0x19C - Column Driver Start Pulse Width High Register

			<u> </u>		
Bit	Function	R/W	Description	Relative Pin	Reset
7-4 R	es erved	R/W	Reserved		-
3-0	CSP_ED[11:8]	R/W	SP_HEH[11 :8]	TCSPL	0
				TCSPR	

0x19D - Column Driver Start Pulse Width Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	CSP_ED[7:0]	R/W S	P_ HEL[7:0]	TCSPL	01
				TCSPR	

Row Driver Chip Control Signals Relative Registers

0x1A0 - Clock Start Pulse High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved	R/W	Reserved		-
3-0	RSP_ST[11:8]	R/W	SP_HSH[11:8]	TRCLK	0

0x1A1 - Clock Start Pulse Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0 R	SP _ST[7:0]	R/W	SP_HSL[7:0]	TRCLK 0	

0x1A2 - Clock Start Pulse Width High Register

_						
	Bit	Function	R/W	Description	Relative Pin	Reset
	7-4 R	es erved	R/W	Reserved		-
	3-0 R	S P ED[11:8]	R/W	SP HEH[11:8]	TRCLK 2	

0x1A3 - Clock Start Pulse Width Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0 R	SP_ED[7:0]	R/W	SP_HEL[7:0]	TRCLK 30	

0x1A4 - Row Start Pulse High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved	R/W	Reserved		-
3-0	RSP_ST[11:8]	R/W	RSP_VSH[11:8]	TRSPT	0
				TRSPB	

0x1A5 - Row Start Pulse Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	RSP_ST[7:0]	R/W R	S P_VSL[7:0]	TRSPT	06
				TRSPB	

0x1A6 - Row Start Pulse Width High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved	R/W	Reserved		-
3-0	RSP_ED[11:8]	R/W	RSP_VEH[11 :8]	TRSPT	0
				TRSPB	

0x1A7 - Row Start Pulse Width Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	RSP_ED[7:0]	R/W R	S P_VEL[7:0]	TRSPT	01
				TRSPB	

0x1AC - Row Output Enable High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved	R/W	Reserved		-
3-0	ROE_ST[11:8]	R/W	ROE_HSH[11:8]	TROE	0

0x1AD - Row Output Enable Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0	ROE_ST[7:0]	R/W	ROE_HSL[7:0]	TROE	0A

0x1AE - Row Output Enable Width High Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-4	Reserved	R/W	Reserved		-
3-0	ROE ED[11:8]	R/W	ROE HEH[11:8]	TROE	0

0x1AF - Row Output Enable Width Low Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-0 R	O E_ED[7:0]	R/W	ROE_HEL[7:0]	TROE 36	

0x1B0 - Panel type Select Register

Bit	Function	R/W	Description	Relative Pin	Reset
7-2	Reserved	R/W	Reserved		
1	REV_INV	R/W	Signal output selection	TCINV	1
			0: TCINV signal output select	TCREV	
			1: TCREV output select		
0	LINE_INV	R/W	Analog panel data swapping	ROUT	0
			0 : No data inversion	GOUT	
			1 : Every line data inversion	BOUT	
				TCPOLP	
				TCPOLN	

Analog Sense Block Register

0x1B1 - Analog Sense Block Clock generation register

Bit	Function	R/W	Description	Reset
7-5	Reserved	R/W	Reserved	
4	BIAS_CTL	R/W	Bias Control	0
3-0	Reserved	R/W	Reserved	-

MCU SFR Register

0x9A - MCU Bank Select Register

Bit	Function	R/W	Description	Reset
7-6	Reserved	R/W	Reserved	
5-0	BANK_SEL[5:0]	R/W	Bank select for MCU External RAM	0

0x9B - MCU Misc. Control Register

Bit	Function	R/W	Description	Reset
7-6	Reserved	R/W	Reserved	00
5-4	SCLK_SEL[1:0]	R/W	SPI Interface Clock selection. 2'b00 DIV1, 2'b01 DIV2, 2'b10 DIV3, 2'b11 DIV4.	00
3 LO	WSPD	R/W	SPI Interface Speed Control bit. 1'b1 low speed mode.	0
2 HC) ST_S1	R/W	Host Interface test mode. 1'b1 force external I2C.	0
1 HC) ST_S0	R/W	Host Interface parallel type selection. 1'b0 8051 parallel type.	0
0 D	UAL	R/W	SPI Interface dual output mode. 1'b1 dual mode.	0

0x9C - MCU External Timer Clock 0 Divider High Register

Bit	Function	R/W	Description	Reset
7-0	T0_DIV_H[7:0]	R/W	T0_DIV_H[7:0]	0

0x9D - MCU External Timer Clock 0 Divider Low Register

Bit	Function	R/W	Description	Reset
7-0	T0_DIV_L[7:0]	R/W	T0_DIV_L[7:0]	90

0x9E - MCU External Timer Clock 1 Divider High Register

Bit	Function	R/W	Description	Reset
7-0	T1_DIV_H[7:0]	R/W	T1_DIV_H[7:0]	0

0x9F - MCU External Timer Clock 1 Divider Low Register

Bit	Function	R/W	Description	Reset
7-0	T1 DIV L[7:0]	R/W	T1_DIV_L[7:0]	90

0x93 - MCU External Timer Clock 2 Divider High Register

<u> </u>				
Bit	Function	R/W	Description	Reset
7-0	T2 DIV H[7:0]	R/W	T2 DIV HI7:01	0

0x94 - MCU External Timer Clock 2 Divider Low Register

Bit	Function	R/W	Description	Reset
7-0	T2_DIV_L[7:0]	R/W	T2_DIV_L[7:0]	90

Copyright Notice

This manual is copyrighted by Techwell, Inc. Do not reproduce, transform to any other format, or send/transmit any part of this documentation without the express written permission of Techwell, Inc.

Trademark Acknowledgment

Silicon Image, the Silicon Image Iogo, PanelLink® is a registered trademarks of Silicon Image, Inc. VESA® is a registered trademark of the Video Electronics Standards Association. All other trademarks are the property of their respective holders.

Disclaimer

This d ocument pro vides t echnical information for the user. Techwell, Inc. reserves the right to modify the information in this document as necessary. The customer should make sure that they have the most recent data sheet version. Techwell, Inc. holds no responsibility for any errors that may appear in this document. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Techwell, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Life Support Policy

Techwell, Inc. products are not authorized for use as critical components in life support devices or systems.

Datasheet revision history

Date Rev	ision Note				
12/07/2007	Add power consumption information.				
01/15/2008	Add RoHS Label. Change MCU pin name and description.				
02/05/2008	Update video decoder and analog power information. Update OSD functional information. Update Register {0x002, 0x1B1}, remove Register {0x1B2, 0x1B3, 0x1B4}.				

0x0D - Vertical Scaling Register, Low (VSCALE_LO)

Bit	Function	R/W	Description	Reset
7-0	VSCALE_LO	R/W	These bits are bit 7 to 0 of the 12-bit vertical scaling ratio register	00h

0x0E - Scaling Register, High (SCALE_HI)

Bit	Function	R/W	Description	Reset
7-4	VSCALE_HI	R/W	These bits are bit 11 to 8 of the 12-bit vertical scaling ratio register.	01h
3-0	HSCALE_HI	R/W	These bits are bit 11 to 8 of the 12-bit horizontal scaling ratio register.	01h