
Copyright @ 2000, Power Innovations Limited, UK

JANUARY 1998 - REVISED OCTOBER 2000

TELECOMMUNICATION SYSTEM HIGH CURRENT OVERVOLTAGE PROTECTORS

- **Analogue Line Card and ISDN Protection**
 - Analogue SLIC
 - ISDN U Interface
 - ISDN Power Supply
- 8 kV 10/700, 200 A 5/310 ITU-T K.20/21 rating
- Ion-Implanted Breakdown Region **Precise and Stable Voltage** Low Voltage Overshoot under Surge

	V _{DRM}	V _(BO)
DEVICE	MINIMUM	MAXIMUM
	V	V
'5070	-58	-70
'5080	-65	-80
'5110	-80	-110
'5115	-90	-115
'5150	-120	-150



SMBJ PACKAGE (TOP VIEW) MDXXBGB

device symbol





Rated for International Surge Wave Shapes

WAVE SHAPE	STANDARD	I _{TSP} A
2/10 µs	GR-1089-CORE	500
8/20 µs	ANSI C62.41	300
10/160 µs	FCC Part 68	250
10/700 μs	ITU-T K.20/21	200
10/560 µs	FCC Part 68	160
10/1000 µs	GR-1089-CORE	100

description


These devices are designed to limit overvoltages on the telephone and data lines. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line. A single device provides 2-point protection and is typically used for the protection of ISDN power supply feeds. Two devices, one for the Ring output and the other for the Tip output, will provide protection for single supply analogue SLICs. A combination of three devices will give a low capacitance protector network for the 3-point protection of ISDN lines.

The protector consists of a voltage-triggered unidirectional thyristor with an anti-parallel diode. Negative overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides. Positive overvoltages are limited by the conduction of the anti-parallel diode.

HOW TO ORDER

DEVICE	PACKAGE	CARRIER	ORDER AS
TISD5vvvH3B I	BJ (J-Bend DO-214AA/SMB)	Embossed Tape Reeled	TISP5xxxH3BJR
TIOI SXXXIISBU	Do (o-Delia DO-214AA/OMD)	Bulk Pack	TISP5xxxH3BJ

Insert xxx value corresponding to protection voltages of 070, 080, 110, 115 and 150.





JANUARY 1998 - REVISED OCTOBER 2000

This TISP5xxxH3BJ range consists of five voltage variants to meet various maximum system voltage levels (58 V to 120 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These high (H) current protection devices are in a plastic package SMBJ (JEDEC DO-214AA with J-bend leads) and supplied in embossed carrier reel pack.

absolute maximum ratings, T_A = 25 °C (unless otherwise noted)

RATING		SYMBOL	VALUE	UNIT
·	5070		- 58	
·	5080		- 65	
Repetitive peak off-state voltage, (see Note 1)	5110	V _{DRM}	- 80	V
·	5115		-90	
·	5150		-120	
Non-repetitive peak on-state pulse current (see Notes 2, 3 and 4)				
2/10 μs (GR-1089-CORE, 2/10 μs voltage wave shape)			500	
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave generate	or)		300	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)			250	
5/200 μs (VDE 0433, 10/700 μs voltage wave shape)	I	220	Α	
0.2/310 μs (I3124, 0.5/700 μs voltage wave shape)		I _{TSP}	200	^
5/310 μs (ITU-T K.20/21, 10/700 μs voltage wave shape)			200	
5/310 μs (FTZ R12, 10/700 μs voltage wave shape)			200	
10/560 µs (FCC Part 68, 10/560 µs voltage wave shape)			160	
10/1000 μs (GR-1089-CORE, 10/1000 μs voltage wave shape)			100	
Non-repetitive peak on-state current (see Notes 2, 3 and 5)				
20 ms (50 Hz) full sine wave			55	
16.7 ms (60 Hz) full sine wave		I_{TSM}	60	Α
1000 s 50 Hz/60 Hz a.c.			2.1	
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 14	0 A	di _T /dt	400	A/µs
Junction temperature		T _J	-40 to +150	°C
Storage temperature range		T _{stg}	-65 to +150	°C

NOTES: 1. See Figure 9 for voltage values at lower temperatures.

- 2. Initially the TISP5xxxH3BJ must be in thermal equilibrium with T_J = 25 °C.
- 3. The surge may be repeated after the TISP5xxxH3BJ returns to its initial conditions.
- 4. See Figure 10 for current ratings at other temperatures.
- 5. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. See Figure 8 for the current ratings at other durations. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C

electrical characteristics for terminal pair, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
1	Repetitive peak off-	V V	T _A = 25 °C			-5	
I _{DRM}	state current	$V_D = V_{DRM}$	$T_A = 85 ^{\circ}C$			-10	μΑ
			'5070			-70	
			'5080			-80	
$V_{(BO)}$	Breakover voltage	$dv/dt = -750 \text{ V/ms}, R_{SOURCE} = 300 \Omega$	'5110			-110	V
	. ,		'5115			-115	
			'5150			-150	
		dv/dt ≥ -1000 V/μs, Linear voltage ramp,	'5070			-80	
	Impulso brooksyer	Maximum ramp value = -500 V	'5080			-90	
$V_{(BO)}$	Impulse breakover	·	'5110			-120	V
	voltage	di/dt = -20 A/µs, Linear current ramp,	'5115			-125	
		Maximum ramp value = -10 A				-160	
I _(BO)	Breakover current	$dv/dt = -750 \text{ V/ms}, R_{SOURCE} = 300 \Omega$		-0.15		-0.6	Α

JANUARY 1998 - REVISED OCTOBER 2000

electrical characteristics for terminal pair, T_A = 25 °C (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
V _F	Forward voltage	$I_F = 5 \text{ A}, t_W = 500 \mu\text{s}$	'5070 thru '5150	u u		3	V
V _{FRM}	Peak forward recovery voltage	dv/dt ≤ +1000 V/μs, Linear voltage ramp, Maximum ramp value = +500 V di/dt = +20 A/μs, Linear current ramp, Maximum ramp value = +10 A	'5070 thru '5150			5	V
V _T	On-state voltage	I _T = -5 A, t _W = 500 μs				-3	V
I _H	Holding current	$I_T = -5 \text{ A}, \text{ di/dt} = +30 \text{ mA/ms}$		-0.15		-0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V _{DRM}		-5			kV/μs
I_D	Off-state current	V _D = -50 V	T _A = 85 °C			-10	μΑ
C _{off}	Off-state capacitance	f = 100 kHz, V_d = 1 Vrms, V_D = -1V, (see Note 6) f = 100 kHz, V_d = 1 Vrms, V_D = -2 V	'5070 '5080 '5110 '5115 '5150 '5070 '5080 '5110		300 280 240 214 140 260 245 205	420 390 335 300 195 365 345 285	pF
Coff	On-state capacitance	$f = 100 \text{ kHz}, V_d = 1 \text{ Vrms}, V_D = -50 \text{ V}$ $f = 100 \text{ kHz}, V_d = 1 \text{ Vrms}, V_D = -100 \text{ V}$	'5115 '5150 '5070 '5080 '5110 '5115 '5150		180 120 90 80 65 56 35 30	250 170 125 110 90 80 50 40	μг

NOTE 6: Up to 10 MHz the capacitance is essentially independent of frequency. Above 10 MHz the effective capacitance is strongly dependent on connection inductance.

thermal characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta,JA}$		EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$, $T_A = 25$ °C, (see Note 7)			113	°C/W
Т		265 mm x 210 mm populated line card, 4-layer PCB, $I_T = I_{TSM(1000)}$, $T_A = 25$ °C		50		0/ **

NOTE 7: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.



JANUARY 1998 - REVISED OCTOBER 2000




Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR TERMINAL PAIR ALL MEASUREMENTS ARE REFERENCED TO TERMINAL 1

JANUARY 1998 - REVISED OCTOBER 2000

TYPICAL CHARACTERISTICS


OFF-STATE CURRENT

VS **JUNCTION TEMPERATURE** 100 10 I_D - Off-State Current - μA 1 0.1 $V_D = -50 V$ 0.01 0.001 125 -25 25 50 75 100 0 150 T₁ - Junction Temperature - °C Figure 2.

ON-STATE AND FORWARD CURRENTS

vs **ON-STATE AND FORWARD VOLTAGES** 200 T_A = 25 °C Ir, IF - On-State Current, Forward Current - A t_w = 100 μs 100 70 40 30 20 15 10 7 5 4 3 2 1.5 0.7 2 3 5 10 1.5 4 7 V_T, V_F- On-State Voltage, Forward Voltage - V Figure 4.

NORMALISED BREAKOVER VOLTAGE



NORMALISED HOLDING CURRENT

JUNCTION TEMPERATURE $_{\text{TC5XAD}}$ 2.0 1.5 **Normalised Holding Current** 1.0 0.9 0.8 0.7 0.6 0.5 0.4 -25 75 125 150 T, - Junction Temperature - °C Figure 5.



JANUARY 1998 - REVISED OCTOBER 2000

TYPICAL CHARACTERISTICS

OFF-STATE CAPACITANCE OFF-STATE VOLTAGE TC5XABA 300 $T_J = 25^{\circ}C$ 200 V_d = 1 Vrms 150 Coff - Capacitance - pF 100 90 80 '5070 '5080 70 '5110 60 '5115 50 40 '5150 30 20 10 20 30 100 50 V_D - Negative Off-state Voltage - V

Figure 6.

DIFFERENTIAL OFF-STATE CAPACITANCE vs




Figure 7.

JANUARY 1998 - REVISED OCTOBER 2000

RATING AND THERMAL INFORMATION

NON-REPETITIVE PEAK ON-STATE CURRENT

vs




Figure 8.

V_{DRM} DERATING FACTOR

1.00 0.99 0.98 0.97 0.96 0.95 0.94 0.93 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 T_{AMIN} - Minimum Ambient Temperature - °C

IMPULSE RATING






Figure 9.



JANUARY 1998 - REVISED OCTOBER 2000

APPLICATIONS INFORMATION

deployment

These devices are two terminal overvoltage protectors. They may be used either singly to limit the voltage between two points (Figure 11) or in multiples to limit the voltage at several points in a circuit (Figure 12).




Figure 11. POWER SUPPLY PROTECTION

In Figure 11, the TISP5xxxH3BJ limits the maximum voltage of the negative supply to $-V_{(BO)}$ and $+V_F$ This configuration can be used for protecting circuits where the voltage polarity does not reverse in normal operation. In Figure 12, the two TISP5xxxH3BJ protectors, Th4 and Th5, limit the maximum voltage of the SLIC (Subscriber Line Interface Circuit) outputs to $-V_{(BO)}$ and $+V_F$ Ring and test protection is given by protectors Th1, Th2 and Th3. Protectors Th1 and Th2 limit the maximum tip and ring wire voltages to the $\pm V_{(BO)}$ of the individual protector. Protector Th3 limits the maximum voltage between the two conductors to its $\pm V_{(BO)}$ value. If the equipment being protected has all its vulnerable components connected between the conductors and ground, then protector Th3 is not required.




Figure 12. LINE CARD SLIC PROTECTION

JANUARY 1998 - REVISED OCTOBER 2000

broad-band protection.

The star-connection of three TISP5xxxH3BJ protectors gives a protection circuit which has a low differential capacitance to ground (Figure 13). This example, a -100 V ISDN line is protected. In Figure 13, the circuit illustration A shows that protector Th1 will be forward biased as it is connected to the most negative potential. The other two protectors, Th2 and Th3 will be reverse biased as protector Th1 will pull their common connection to within 0.5 V of the negative voltage supply.




Figure 13. ISDN LOW CAPACITANCE U-INTERFACE PROTECTION

Illustration B shows the equivalent capacitances of the two reverse biased protectors (Th2 and Th3) as 29 pF each and the capacitance of the forward biased protector (Th1) as 600 pF. Illustration C shows the delta equivalent of the star capacitances of illustration B. The protector circuit differential capacitance will be 26 - 1 = 25 pF. In this circuit, the differential capacitance value cannot exceed the capacitance value of the ground protector (Th3).

A bridge circuit can be used for low capacitance differential. Whatever the potential of the ring and tip conductors are in Figure 14, the array of steering diodes, D1 through to D6, ensure that terminal 1 of protector Th1 is always positive with respect to terminal 2. The protection voltage will be the sum of the protector Th1, $V_{(BO)}$, and the forward voltage of the appropriate series diodes. It is important to select the correct diodes. Diodes D3 through to D6 divert the currents from the ring and tip lines. Diodes D1 and D2 will carry the sum of the ring and tip currents and so conduct twice the current of the other four diodes. The diodes need to be specified for forward recovery voltage, V_{FRM} , under the expected impulse conditions. (Some conventional a.c. rectifiers can produce as much as 70 V of forward recovery voltage, which would be an extra 140 V added to the $V_{(BO)}$ of Th1). In principle the bridge circuit can be extended to protect more than two conductors by adding extra legs to the bridge.




Figure 14. LOW CAPACITANCE BRIDGE PROTECTION CIRCUIT



JANUARY 1998 - REVISED OCTOBER 2000

ISDN device selection

The ETSI Technical Report ETR 080:1993 defines several range values in terms of maximum and minimum ISDN feeding voltages. The following table shows that ranges 1 and 2 can use a TISP5110H3BJ protector and ranges 3 to 5 can use a TISP5150H3BJ protector.

	FEEDING	VOLTAGE	STANDOFF VOLTAGE	
RANGE	MINIMUM	MAXIMUM	V_{DRM}	DEVICE #
	V	V	V	
1	51	69	-80	TISP5110H3BJ
2	66	70	-00	1131 311011303
3	91	99		
4	90	110	-120	TISP5150H3BJ
5	105	115		

impulse testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

STANDARD	PEAK VOLTAGE SETTING	VOLTAGE WAVE FORM	PEAK CURRENT VALUE	CURRENT WAVE FORM	TISP5xxxH3 25 °C RATING	SERIES RESISTANCE
	V	μs	Α	μs	Α	Ω
GR-1089-CORE	2500	2/10	500	2/10	500	0
GIT-1009-COTIL	1000	10/1000	100	10/1000	100	o l
	1500	10/160	200	10/160	250	0
FCC Part 68	800	10/560	100	10/560	160	0
(March 1998)	1500	9/720 †	37.5	5/320 †	200	0
	1000	9/720 †	25	5/320 †	200	0
I3124	1500	0.5/700	37.5	0.2/310	200	0
ITU-T K.20/K.21	1500	10/700	37.5	5/310	200	0
110-1 K.20/K.21	4000	10/700	100	5/310	200	U

[†] FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K.21 10/700 impulse generator

If the impulse generator current exceeds the protectors current rating then a series resistance can be used to reduce the current to the protectors rated value and so prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generators peak voltage by the protectors rated current. The impulse generators fictive impedance (generators peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance. In some cases the equipment will require verification over a temperature range. By using the rated waveform values from Figure 10, the appropriate series resistor value can be calculated for ambient temperatures in the range of -40 °C to 85 °C.

If the devices are used in a star-connection, then the ground return protector, Th3 in Figure 13, will conduct the combined current of protectors Th1 and Th2. Similarly in the bridge connection (Figure 14), the protector Th1 must be rated for the sum of the conductor currents. In these cases, it may be necessary to include some series resistance in the conductor feed to reduce the impulse current to within the protectors ratings.

a.c. power testing

The protector can withstand currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used

JANUARY 1998 - REVISED OCTOBER 2000

to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases it may be necessary to add some extra series resistance to prevent the fuse opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).

capacitance

The protector characteristic off-state capacitance values are given for d.c. bias voltage, V_D , values of -1 V, -2 V and -50 V. The TISP5150H3BJ is also given for a bias of -100 V. Values for other voltages may be determined from Figure 6. Up to 10 MHz the capacitance is essentially independent of frequency. Above 10 MHz the effective capacitance is strongly dependent on connection inductance. In Figure 12, the typical conductor bias voltages will be about -2 V and -50 V. Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V. For example, the TISP5070H3BJ has a differential capacitance value of 166 pF under these conditions.

normal system voltage levels

The protector should not clip or limit the voltages that occur in normal system operation. Figure 9 allows the calculation of the protector V_{DRM} value at temperatures below 25 °C. The calculated value should not be less than the maximum normal system voltages. The TISP5150H3BJ, with a V_{DRM} of -120 V, can be used to protect ISDN feed voltages having maximum values of -99 V, -110 V and -115 V (range 3 through to range 5). These three range voltages represent 0.83 (99/120), 0.92 (110/120) and 0.96 (115/120) of the -120 V TISP5150H3BJ V_{DRM} . Figure 9 shows that the V_{DRM} will have decreased to 0.944 of its 25 °C value at -40 °C. Thus the supply feed voltages of -99 V (0.83) and -110 V (0.92) will not be clipped at temperatures down to -40 °C. The -115 V (0.96) feed supply may be clipped if the ambient temperature falls below -21 °C.

JESD51 thermal measurement method


To standardise thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a 0.0283 m³ (1 ft³) cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the centre. Part 3 of the standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm on a side and the other for packages up to 48 mm. The SMBJ measurements used the smaller 76.2 mm x 114.3 mm (3.0 " x 4.5 ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.



JANUARY 1998 - REVISED OCTOBER 2000

MECHANICAL DATA

recommended printed wiring footprint.



MDXXBI

device symbolization code

Devices will be coded as below. Terminal 1 is identified by a bar index mark.

DEVICE	SYMBOLIZATION CODE
TISP5070H3BJ	5070H3
TISP5080H3BJ	5080H3
TISP5110H3BJ	5110H3
TISP5115H3BJ	5115H3
TISP5150H3BJ	5150H3

carrier information

The carrier for production quantities is embossed tape reel pack. Evaluation quantities will be shipped in the most practical carrier.

CARRIER	ORDER #
Embossed Tape Reel Pack	TISP5xxxH3BJR
(3000 Devices are on a Reel)	HOFOXXXITODIN


JANUARY 1998 - REVISED OCTOBER 2000

MECHANICAL DATA

SMBJ (DO-214AA)

plastic surface mount diode package

This surface mount package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.




MDXXBHA



JANUARY 1998 - REVISED OCTOBER 2000

MECHANICAL DATA

tape dimensions



NOTES: A. The clearance between the component and the cavity must be within 0,05 mm MIN. to 0,65 mm MAX. so that the component cannot rotate more than 20° within the determined cavity.

MDXXBJ

B. Taped devices are supplied on a reel of the following dimensions:-

Reel diameter: $330 \pm 3,0 \text{ mm}$ Reel hub diameter 75 mm MIN. Reel axial hole: $13,0 \pm 0,5 \text{ mm}$

C. 3000 devices are on a reel.

JANUARY 1998 - REVISED OCTOBER 2000

IMPORTANT NOTICE

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

PI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORISED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 2000, Power Innovations Limited

