256KX4 Bit CMOS Dynamic RAM with Static Column Mode

FEATURES

• Performance range:

	t _{RAC}	toac	t _{RC}
KM44C258B- 7	70ns	20ns	130ns
KM44C258B- 8	80ns	20ns	150ns
KM44C258B-10	100ns	25ns	180ns

- Static Column Mode operation
- CS-before-RAS refresh capability
- · RAS-only and Hidden refresh capability
- TTL compatible inputs and output
- . Early Write or Output Enable Controlled Write
- Single +5V ± 10% power supply
- 512 cycles/8ms refresh
- JEDEC standard pinout
- . Available in plastic DIP, SOJ and ZIP

GENERAL DESCRIPTION

The Samsung KM44C258B is a CMOS high speed 262,144 × 4 Dynamic Random Access Memory. Its design is optimized for high performance applications such as mainframes and mini computers, graphics and high performance microprocessor systems.

Static Column Mode Operation allows high speed random or sequential access within a row. The KM44C258B offers high performance while relaxing many critical system timing requirements for fast usable speed.


CS-before-RAS refresh capability provides on-chip auto refresh as an alternative to RAS-only Refresh. All inputs and outputs are fully TTL compatible.

The KM44C258B is fabricated using Samsung's advanced CMOS process.

KM44C258BJ

KM44C258BZ

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (Top Views)

KM44C258BP

DQ1 1 O DQ2 2 W 3 RAS 4 N.C. 5 A0 6 A1 7 A2 8 A3 9 Vcc 10	20 Vss 19 DQ4 16 DQ3 17 ČS 16 ÕE 15 A8 14 A7 13 A6 12 A5 11 A4	DQ1 1 O DQ2 2 W 0 3 RAS 0 4 N.C. 15 A ₀ 16 A ₁ 17 A ₂ 18 A ₃ 19 V _{CC} 10	20 D Vss 19 D DQ4 18 D DQ3 17 D CS 16 D OE	OE DQ3 3 4 DQ4 VSS 5 6 DQ1 PAS 9 10 N.L. A2 13 14 A3 VCC 15 16 A4 A5 17 18 A6 A7 19 20 A8

Pin Name	Pin Function
A ₀ ·A ₈	Address Inputs
RAS	Row Address Strobe
CS	Chip Select input
W	Read/Write Input
ŌĒ	Data Output Enable
DQ ₁ -DQ ₄	Data In/Data Out
V _{cc}	Power (+ 5V)
V _{ss}	Ground
N.C.	No Connection
N.L.	No Lead

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V _{ss}	V _{IN} , V _{OUT}	1 to +7.0	V
Voltage on V _{cc} Supply Relative to V _{ss}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	- 55 to + 150	°C
Power Dissipation	Po	600	mW
Short Circuit Output Current	los	50	mA

^{*} Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS_1} $T_A = 0$ to 70°C)

Item	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.4	_	V _∞ +1	٧
Input Low Voltage	V _{IL}	1.0	_	0.8	V

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Parameter	Parameter				Units
Operating Current (RAS, CS, Address Cyling @ t _{RC} = min.)	KM44C258B- 7 KM44C258B- 8 KM44C258B-10	I _{CC1}	- - -	80 70 60	mA mA mA
Standby Current (RAS = CS = V _{IH})		I _{CC2}	_	2	mA
\overline{RAS} -Only Refresh Current ($\overline{CS} = V_{IH}$, \overline{RAS} Cycling @ $t_{RC} = min.$)	KM44C258B- 7 KM44C258B- 8 KM44C258B-10	Iccs		80 70 60	mA mA mA
Static Column Mode Current $(\overline{RAS} = \overline{CS} = V_{IL}, Address Cycling @ t_{SC} = min.)$	KM44C258B- 7 KM44C258B- 8 KM44C258B-10	I _{CO4}	- - -	65 55 45	mA mA mA
Standby Current ($\overline{RAS} = \overline{CS} = V_{CC} - 0.2V$)		1 _{cos}	_	1	mA
$\overline{\text{CS-Before-RAS}}$ Refresh Current ($\overline{\text{RAS}}$ and $\overline{\text{CS}}$ Cyling @ t_{RC} = min.)	KM44C258B- 7 KM44C258B- 8 KM44C258B-10	Icos	_	80 70 60	mA mA mA
Input Leakage Current (Any Input $0 \le V_{IN} \le 6.5V$ all other pins not under	test = 0V)	1 _{IL}	- 10	10	μА
Output Leakage Current (Data out is disabled, 0	I _{OL}	- 10	10	μΑ	
Output High Voltage Level (I _{OH} = -5mA)	V _{OH}	2.4	_	٧	
Output Low Voltage Level (IoL = 4.2mA)		VoL	_	0.4	V

^{*}Note: I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.



CAPACITANCE (TA = 25°C)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A ₀ -A ₈)	C _{IN1}	_	6	pF
Input Capacitance (RAS, CS, W, OE)	C _{IN2}	_	7	pF
Output Capacitance (DQ ₁ -DQ ₄)	C _{DQ}	_	7	pF

AC CHARACTERISTICS (0°C \leq T_A \leq 70°C, V_{CC}=5.0V \pm 10%, See notes 1, 2)

Parameter	1	KM4	4C258B-7	KM44C258B-8		KM44C258B-10			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	tac	130		150		180		ns	_
Read-modify-write cycle time	tawc	185		205		245		ns	
Static column mode cycle time	tsc	40		45		55		ns	
Static column mode read-modify-write cycle time	tsawc	100		110		135		ns	
Access time from RAS	trac		70		80		100	ns	3,4,11
Access time from CS	toac		20		20		25	ns	3,4,5
Access time from column address	tax		35		40		50	ns	3,11
Access time from last write	talw		65		75		95	ns	3,12
CS to output in Low-Z	touz	5		5		5		ns	3
Output buffer turn-off delay time	toff	0	25	0	25	0	30	ns	7
Output data hold time from column address	taoh	5		5		5		ns	
Output data enable time from W	tow		45		50		70	ns	
Transition time (rise and fall)	tr	3	50	3	50	3	50	ns	2
RAS precharge time	tae	50		60		70		ns	
RAS pulse width	tras	70	10,000	80	10,000	100	10,000	กร	
RAS pulse width (static column mode)	trasc	70	100,000	80	100,000	100	100,000	ns	
CS to RAS hold time	t _{RSH}	20		20		25		ns	
RAS to CS hold time	t _{CSH}	70	1	80		100		ns	
CS pulse width	t _{CS}	20	10,000	20	10,000	25	10,000	ns	
CS pulse width (static column mode)	tcsc	20	100,000	20	100,000	25	100,000	ns	
RAS to CS delay time	TACD	20	50	25	60	25	75	ns	4
RAS to column address delay time	t _{RAD}	15	35	20	40	20	50	ns	11
CS to RAS precharge time	t _{CRP}	5		5	†·	5		ns	
CS precharge time (static column mode)	t _{CP}	10		10	İ	10		ns	
Row address set-up time	TASR	0		0	t	0		ns	
Row address hold time	t _{RAH}	10		15		15		nŝ	
Column address set-up time	tasc	0		0		0		ns	

AC CHARACTERISTICS (Continued)

Parameter		KM44	C258B-7	KM44	C258B-8	KM44C258B-10		Unit	Notes
	Symbol	Min	Max	Min	Max	Min Max			
Column address hold time	t _{CAH}	15		20		20	•	ns	
Write address hold time referenced to RAS	tawn	55		65		75		ns	6
Column address hold time referenced to RAS	t _{AR}	85		95		115		ns	
Column address to RAS lead time	t _{RAL}	35		40		50		ns	
Column address hold time referenced to RAS rise	tan	10		10		10		ns	
Last write to column address delay time	tLWAD	20	30	25	35	25	45	ns	and to describe the and the
Last write to column address hold time	tanlw	65		75		95		ns	· · · · · · · · · · · · · · · · · · ·
Read command set-up time referenced to CS	tacs	0		0		0		ns	
Read command hold time referenced to CS	tach	0		0		0		ns	9
Read command hold time referenced to RAS	t _{RRH}	0		0		0		ns	9
Write command hold time	twon	15		20		20		ns	
Write command hold time referenced to RAS	t _{wcn}	55		65		75		ns	6
Write command pulse width	t _{wp}	15		20		20		ns	
Write command inactive time	t _{wi}	10		10		10		ns	
Write command to RAS lead time	trwi	20	_	20		25		ns	
Write command to CS lead time	towL	20	-	20		25		ns	
Data-in set-up time	t _{DS}	0		0		0		ns	10
Data-in hold time	t _{DH}	15	· ··· ·· · · · · · · · · · · · · · · ·	20		20		ns	10
Data-in hold time referenced to RAS	t _{DHR}	55		65		75		ns	6
Refersh period (512 cycles)	IREF		8		8		8	ms	
Write command set-up time	twcs	0		0		0		ns	8
CS to W delay time (read modify write cycle)	town	50		50		60		ns	8
RAS to W delay time (read modify write cycle)	tawo	100		110		135		ns	8
Column address to W delay time	tawo	65		70		85		ns	8
CS setup time (CS-before-RAS refresh cycle)	t _{CSR}	10		10		10		ns	
CS hold time (CS-before-RAS refresh cycle)	t _{CHR}	30		30		30		ns	
RAS to CS precharge time	t _{RPC}	10		10		10		ns	
CS precharge time (CS-before-RAS counter test cycle)	t _{CPT}	35		40		50		ns	
RAS hold time referenced to OE	t _{ROH}	15		20		20		ns	
OE access time	toea		20	1	20		25	ns	
OE to data delay	t _{OED}	20		20		25		ns	
Output buffer turn off delay time from OE	t _{OEZ}	0	20	0	20	0	25	ns	
OE command hold time	toen	20		20		25		ns	




NOTES

- An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max), and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{ACD} ≥ t_{ACD}(max).
- 6. t_{AWR}, t_{WCR}, t_{DHR} are referenced to t_{RAD}(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- 8. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min) the cycle is an early write cycle and the data out


- pin will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}(min)$ and $t_{RWD} \geq t_{RWD}(min)$ and $t_{AWD} \geq t_{AWD}(min)$, then the cycle is a read-write cycle and the data out will contain the data read from the selected address. If neither of the above conditions are satisfied, the condition of the data out is indeterminate.
- 9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to the S leading edge in early write cycles and to the W leading edge in read-write cycles.
- Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- Operation within the t_{LWAD}(max) limit insures that t_{ALW}(max) can be met. t_{LWAD}(max) is specified as a reference point only. If t_{LWAD} is greater than the specified t_{LWAD}(max) limit, then access time is controlled by t_{AA}.

TIMING DIAGRAMS (Continued) READ CYCLE






TIMING DIAGRAMS (Continued) WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)







TIMING DIAGRAMS (Continued) READ-WRITE/READ-MODIFY-WRITE CYCLE




STATIC COLUMN MODE READ CYCLE




TIMING DIAGRAMS (Continued) STATIC COLUMN MODE WRITE CYCLE (W controlled early write)




STATIC COLUMN MODE WRITE CYCLE (CS controlled early write)









STATIC COLUMN MODE MIXED CYCLE



TIMING DIAGRAMS (Continued)



CS-BEFORE-RAS REFRESH CYCLE






TIMING DIAGRAMS (Continued) **HIDDEN REFRESH CYCLE (READ)** - tee-RAS VIL--tar TORP ·-- tone - TRAD -trai TOHR CŚ VIL-TASR COLUMN ADDRESS w TOEA ŌΕ toac †CLZ toez DQ1-DQ4 VALID DATA-OUT HIDDEN REFRESH CYCLE (WRITE) TRAS RAS VIL--tcha VIH-CS TRAD VIL-IASC tCAH COLUMN -twch ŌĒ VALID DATA-IN DQ1-DQ4 DON'T CARE



TIMING DIAGRAMS (Continued) CS-BEFORE-RAS REFRESH COUNTER TEST CYCLE





DEVICE OPERATION

Device Operation

The KM44C258B contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the KM44C258B has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CS) and the valid row and column address inputs.

Operation of the KM44C258B begins by strobing in a valid row address with $\overline{\text{RAS}}$ while $\overline{\text{CS}}$ remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by $\overline{\text{CS}}$. This is the beginning of any KM44C258B cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ have returned to the high state. Another cycle can be initiated after $\overline{\text{RAS}}$ remains high long enough to satisfy the $\overline{\text{RAS}}$ precharge time (t_{RP}) requirement.

RAS and CS Timing

The minimum \overline{RAS} and \overline{CS} pulse widths are specified by $t_{RAS}(min)$ and $t_{CS}(min)$ respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing \overline{RAS} low, it must not be aborted prior to satisfying the minimum \overline{RAS} and \overline{CS} pulse widths. In addition, a new cycle must not begin until the minimum \overline{RAS} precharge time, t_{RP} , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM44C258B begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (\overline{W}) high during a $\overline{RAS/CS}$ cycle. The access time is normally specified with respect to the falling edge of \overline{RAS} . But the access time also depends on the falling edge of \overline{CS} and on the valid column address transition.

If \overline{CS} goes low before $t_{RAD}(max)$ and if the column address is valid before $t_{RAD}(max)$ then the access time to valid data is specified by $t_{RAC}(min)$. However, if \overline{CS} goes low after $t_{RAD}(max)$ or if the column address becomes valid after $t_{RAD}(max)$, access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, $t_{RAC}(min)$,

it is necessary to meet both t_{RCD}(max) and t_{RAD}(max).

The KM44C258B has common data I/O pins. For this reason and output enable control input (\overline{OE}) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, \overline{OE} must be low for the period of time defined by t_{OEA} and t_{OEZ} .

Write

The KM44C258B can perform early write, late write and read-modify-write cycles. The differece between these cycles is in the state of data-out and is determined by the timing relationship between \overline{W} , \overline{OE} and \overline{CS} . In any type of write cycle, Data-in must be valid at or before the falling edge of \overline{W} or \overline{CS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing \overline{W} low after \overline{CS} and meeting the data sheet read-modify-write cycle timing requirements. The output enable input $\overline{(OE)}$ must be low during the time defined by t_{OEA} and t_{OEZ} for data to appear at the outputs. If t_{CWD} and t_{RWD} are not met the output may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the KM44C258B's DQ pins.

Data Output

The KM44C258B has a three-state output buffer which is controlled by \overline{CS} and \overline{OE} . When either \overline{CS} or \overline{OE} is high (V_{in}) the output are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the KM44C258B operating cycles is listed below after the corresponding output state produced by the cycle.



DEVICE OPERATION (Continued)

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Static Column Mode Read, Static Column Mode Read-Modify-Write.

Hi-Z Output State: Early Write, RAS-only Refresh, Static Column Mode Write, CS-only cycle.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} are not met)

Refresh

The data in the KM44C258B is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CS remains high. This cycle must be repeated for each of the 512 row addresses. (An-An).

CS-before-RAS Refresh: The KM44C258B has CS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CS active time and cycling RAS. The KM44C258B hidden refresh cycle is actually a CS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the KM44C258B by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CS-before-RAS refresh is the preferred method.

CS-before-RAS Refresh Counter Test Cycle
A special timing sequence using the CS-before-RAS
refresh counter test cycle provides a convenient method
of verifying the functionality of the CS-before-RAS

refresh activated circuitry. The cycle begins as a \overline{CS} -before- \overline{RAS} refresh operation. Then, if \overline{CS} is brought high and then low again while RAS is held low, the read and write operations are enabled. In this mode, the row address bits A_0 through A_8 are supplied by the on-chip refresh counter. The A_0 bit is set low internally

Static Column Mode

Static column mode allows high speed read, write or read-modify-write random access to all the memory cells within a selected row. Operation within a selected row is similar to a static RAM.

A static column mode read cycle starts as a normal cycle. Additional cells within the selected row are read by applying a new column address while $\overline{W} = V_{IH}$ and $\overline{RAS} = V_{IL}$.

A static column mode write cycle starts as a normal cycle. Additional cells within the selected row are written by applying a new column address while $\overline{RAS} = V_{iL}$ and toggling either \overline{W} or \overline{CS} . The data is written into the cell triggered by the latter falling edge of \overline{W} or \overline{CS} .

Power-up

If $\overline{RAS} = v_{ss}$ during power-up, the KM44C258B might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that \overline{RAS} and \overline{CS} track with V_{cc} during power-up or be held at a valid V_{bH} in order to minimize the power-up current.

An initial pause of $200\mu\text{sec}$ is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 msec period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the KM44C258B inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM44C258B input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.



DEVICE OPERATION (Continued)

Board Lavout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with may DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on the memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling

The importance of proper decoupling can not be over

emphasized. Excessive transient noise or voltage droop on the $V_{\rm CC}$ line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the $V_{\rm CC}$ to $V_{\rm SS}$ voltage (measured at the device pins) should not exceed 500mV.


A high frequency $0.1\mu F$ ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each KM44C258B using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM44C258B and they supply much of the current used by the KM44C258B during cycling.

In addition, a large tantalum capacitor with a value of $47\mu F$ to $100\mu F$ should be used for bulk decoupling to recharge the $0.1\mu F$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

PACKAGE DIMENSIONS


20-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)




PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC SMALL OUT-LINE J-LEAD



Units: Inches (millimeters)



20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE

