


### FEATURES

- Low Cost
- Replaces 8 Potentiometers
- 50 kHz 4-Quadrant Multiplying Bandwidth
- Low Zero Output Error
- Eight Individual Channels
- 3-Wire Serial Input
- 500 kHz Update Data Loading Rate
- $\pm 3$  V Output Swing
- Midscale Preset, Zero Volts Out

### APPLICATIONS

- Automatic Adjustment
- Trimmer Replacement
- Vertical Deflection Amplitude Adjustment
- Waveform Generation and Modulation

### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The AD8842 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC<sup>®</sup> capability allows replacement of the mechanical trimmer function in new designs. The AD8842 is ideal for ac or dc gain control of up to 50 kHz bandwidth signals. The four-quadrant multiplying capability is useful for signal inversion and modulation often found in video vertical deflection circuitry.

Internally the AD8842 contains eight voltage output digital-to-analog converters, each with separate voltage inputs. A new current conveyor amplifier design performs the four-quadrant multiplying function with a single amplifier at the output of the current steering digital-to-analog converter. This approach offers an improved constant input resistance performance versus previous voltage switched DACs used in TrimDAC circuits, eliminating the need for additional input buffer amplifiers.

Each DAC has its own DAC register that holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register that is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy chaining in multiple DAC applications without additional external decoding logic.

TrimDAC is a registered trademark of Analog Devices, Inc. The current conveyor amplifier is a patented circuit belonging to Analog Devices, Inc.

The AD8842 consumes only 95 mW from +5 V power supplies. For single 5 V supply applications consult the DAC8841. The AD8842 is pin compatible with the 1 MHz multiplying bandwidth DAC8840. The AD8842 is available in 24-pin plastic DIP and surface mount SOL-24 packages.




Figure 1. Functional Circuit of One 4-Quadrant Multiplying Channel

### ORDERING GUIDE

| Model    | Temperature Range <sup>1</sup> | Package Description | Package Option <sup>2</sup> |
|----------|--------------------------------|---------------------|-----------------------------|
| AD8842AN | XIND                           | 24-Pin 300mil P-DIP | N-24                        |
| AD8842AR | XIND                           | 24-Pin 300mil SOIC  | SOL-24                      |

### NOTES

- <sup>1</sup>XIND = -40°C to +85°C. The AD8842 contains 2452 transistors.
- <sup>2</sup>For outline information see Package Information section.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at <http://www.analog.com>.

# AD8842—SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

( $V_{DD} = +5\text{ V}$ ,  $V_{SS} = -5\text{ V}$ , All  $V_{INX} = +3\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise noted.)

| Parameter   | Symbol              | Conditions   | Min     | Typ           | Max      | Units                        |
|---|---------------------|--|---------|---------------|----------|------------------------------|
| <b>STATIC ACCURACY</b> All Specifications Apply for DACs A, B, C, D, E, F, G, H |                     |  |         |               |          |                              |
| Resolution  | N                   |  | 8       |               |          | Bits                         |
| Integral Nonlinearity Error   | INL                 |  |         | $\pm 0.2$     | $\pm 1$  | LSB                          |
| Differential Nonlinearity   | DNL                 | All Devices Monotonic  |         | $\pm 0.4$     | $\pm 1$  | LSB                          |
| Full-Scale Gain Error   | $G_{FSE}$           |  |         | 2             |          | LSB                          |
| Output Offset   | $V_{BZE}$           | $\overline{PR} = 0$ , Sets D = 80 <sub>11</sub>  |         | 5             | 25       | mV                           |
| Output Offset Drift   | $TCV_{BZ}$          | $\overline{PR} = 0$ , Sets D = 80 <sub>11</sub>  |         | 5             |          | $\mu\text{V}/^\circ\text{C}$ |
| <b>VOLTAGE INPUTS</b> —Applies to All Inputs $V_{INX}$                          |                     |  |         |               |          |                              |
| Input Voltage Range <sup>1</sup>  | IVR                 |  | $\pm 3$ | +4            |          | V                            |
| Input Resistance  | $R_{IN}$            |  | 12      | 19            |          | k $\Omega$                   |
| Input Capacitance   | $C_{IN}$            |  |         | 9             |          | pF                           |
| <b>DAC OUTPUTS</b> Applies to All Outputs $V_{OUTX}$                            |                     |  |         |               |          |                              |
| Voltage Range <sup>1</sup>  | OVR                 | $R_L = 10\text{ k}\Omega$  | $\pm 3$ | +4            |          | V                            |
| Output Current  | $I_{OUT}$           | $\Delta V_{OUTX} < 1.5\text{ LSB}$   | $\pm 3$ |               |          | mA                           |
| Capacitive Load   | $C_L$               | No Oscillation   |         | 500           |          | pF                           |
| <b>DYNAMIC PERFORMANCE</b> Applies to All DACs                                  |                     |  |         |               |          |                              |
| Full Power Gain Bandwidth <sup>1</sup>  | GBW                 | $V_{INX} = \pm 3\text{ V}_p$ , $R_L = 2\text{ k}\Omega$ , $C_L = 10\text{ pF}$<br>Measured 10% to 90%  | 10      | 50            |          | kHz                          |
| Slew Rate   |                     |  |         |               |          |                              |
| Positive  | SR+                 | $\Delta V_{OUTX} = +5.5\text{ V}$  | 0.5     | 1.0           |          | V/ $\mu\text{s}$             |
| Negative  | SR-                 | $\Delta V_{OUTX} = -5.5\text{ V}$  | 1.0     | 1.8           |          | V/ $\mu\text{s}$             |
| Total Harmonic Distortion   | THD                 | $V_{INX} = 4\text{ V p-p}$ , D = FF <sub>11</sub> , f = 1 kHz,<br>$f_{LPP} = 80\text{ kHz}$ , $R_L = 1\text{ k}\Omega$<br>f = 1 kHz, $V_{IN} = 0\text{ V}$ |         | 0.01          |          | %                            |
| Spot Noise Voltage  | $e_N$               | $\pm 1\text{ LSB Error Band}$ , D = 00 <sub>11</sub> to FF <sub>11</sub>   |         | 78            |          | nV/ $\sqrt{\text{Hz}}$       |
| Output Settling Time  | $t_S$               | D = FF <sub>11</sub> to 00 <sub>11</sub>   |         | 2.9           |          | $\mu\text{s}$                |
| Channel-to-Channel Crosstalk  | $C_T$               | Measured Between Adjacent Channels, f = 100 kHz  |         | 72            |          | dB                           |
| Digital Feedthrough   | Q                   | $V_{INX} = 0\text{ V}$ , D = 0 to 255 <sub>10</sub>  |         | 5             |          | nV-s                         |
| <b>POWER SUPPLIES</b>   |                     |  |         |               |          |                              |
| Positive Supply Current   | $I_{DD}$            | $\overline{PR} = 0\text{ V}$   |         | 10            | 14       | mA                           |
| Negative Supply Current   | $I_{SS}$            | $\overline{PR} = 0\text{ V}$   |         | 9             | 13       | mA                           |
| Power Dissipation <sup>2</sup>  | $P_{DISS}$          |  |         | 95            | 135      | mW                           |
| Power Supply Rejection  | PSRR                | $\overline{PR} = 0\text{ V}$ , $\Delta V_{DD} = \pm 5\%$   |         | 0.0001        | 0.01     | %/%                          |
| Power Supply Range  | PSR                 | $V_{DD}   V_{SS}$ <sup>1</sup>   | 4.75    | 5.00          | 5.25     | V                            |
| <b>DIGITAL INPUTS</b>   |                     |  |         |               |          |                              |
| Logic High  | $V_{IH}$            |  | 2.4     |               |          | V                            |
| Logic Low   | $V_{IL}$            |  |         |               | 0.8      | V                            |
| Input Current   | $I_L$               |  |         |               | $\pm 10$ | $\mu\text{A}$                |
| Input Capacitance   | $C_{IL}$            |  |         | 7             |          | pF                           |
| Input Coding  |                     |  |         | Offset Binary |          |                              |
| <b>DIGITAL OUTPUT</b>   |                     |  |         |               |          |                              |
| Logic High  | $V_{OH}$            | $I_{OH} = -0.4\text{ mA}$  | 3.5     |               |          | V                            |
| Logic Low   | $V_{OL}$            | $I_{OL} = 1.6\text{ mA}$   |         |               | 0.4      | V                            |
| <b>TIMING SPECIFICATIONS<sup>1</sup></b>  |                     |  |         |               |          |                              |
| Input Clock Pulse Width   | $t_{CH}$ , $t_{CL}$ |  | 60      |               |          | ns                           |
| Data Setup Time   | $t_{DS}$            |  | 40      |               |          | ns                           |
| Data Hold Time  | $t_{DH}$            |  | 20      |               |          | ns                           |
| CLK to SDO Propagation Delay  | $t_{PD}$            |  |         |               | 80       | ns                           |
| DAC Register Load Pulse Width   | $t_{LD}$            |  | 70      |               |          | ns                           |
| Preset Pulse Width  | $t_{PR}$            |  | 50      |               |          | ns                           |
| Clock Edge to Load Time   | $t_{CKLD}$          |  | 30      |               |          | ns                           |
| Load Edge to Next Clock Edge  | $t_{LOCK}$          |  | 60      |               |          | ns                           |

### NOTES

<sup>1</sup>Guaranteed by design, not subject to production test.

<sup>2</sup>Calculated limit =  $5\text{ V} \times (I_{DD} + I_{SS})$ .

Specifications subject to change without notice