

8-Bit Octal, 4-Quadrant Multiplying, CMOS TrimDAC

AD8842

FEATURES
Low Cost
Replaces 8 Potentiometers
50 kHz 4-Quadrant Multiplying Bandwidth
Low Zero Output Error
Eight Individual Channels
3-Wire Serial Input
500 kHz Update Data Loading Rate
±3 V Output Swing
Midscale Preset, Zero Volts Out

APPLICATIONS
Automatic Adjustment
Trimmer Replacement
Vertical Deflection Amplitude Adjustment
Waveform Generation and Modulation

GENERAL DESCRIPTION

The AD8842 provides eight general purpose digitally controlled voltage adjustment devices. The TrimDAC* capability allows replacement of the mechanical trimmer function in new designs. The AD8842 is ideal for ac or dc gain control of up to 50 kHz bandwidth signals. The four-quadrant multiplying capability is useful for signal inversion and modulation often found in video vertical deflection circuitry.


Internally the AD8842 contains eight voltage output digital-to-analog converters, each with separate voltage inputs. A new current conveyor amplifier design performs the four-quadrant multiplying function with a single amplifier at the output of the current steering digital-to-analog converter. This approach offers an improved constant input resistance performance versus previous voltage switched DACs used in TrimDAC circuits, eliminating the need for additional input buffer amplifiers.

Each DAC has its own DAC register that holds its output state. These DAC registers are updated from an internal serial-to-parallel shift register that is loaded from a standard 3-wire serial input digital interface. Twelve data bits make up the data word clocked into the serial input register. This data word is decoded where the first 4 bits determine the address of the DAC register to be loaded with the last 8 bits of data. A serial data output pin at the opposite end of the serial register allows simple daisy chaining in multiple DAC applications without additional external decoding logic.

TrimDAC is a registered trademark of Analog Devices, Inc.

The current conveyor amplifier is a patented circuit belonging to Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAM



The AD8842 consumes only 95 mW from +5 V power supplies. For single 5 V supply applications consult the DAC8841. The AD8842 is pin compatible with the 1 MHz multiplying bandwidth DAC8840. The AD8842 is available in 24-pin plastic DIP and surface mount SOL-24 packages.




Figure 1. Functional Circuit of One 4-Quadrant Multiplying Channel

ORDERING GUIDE

Model Temperature Range ¹		Package Description	Package Option ²	
AD8842AN	XIND	24-Pin 300mil P-DIP	t .	
AD8842AR	XIND	24-Pin 300mil SOIC		

NOTES

⁴XIND = 40 C to +85 C. The AD8842 contains 2452 transistors. ²For outline information see Package Information section.

AD8842-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($V_{00} = +5 \text{ V}, V_{SS} = -5 \text{ V}, \text{ All } V_{IN} x = +3 \text{ V}, T_A = -40 ^{\circ}\text{C}$ to $+85 ^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
STATIC ACCURACY All Specific	ations Apply fo	or DACs A, B, C, D, E, F, G, H	1			
Resolution	N		8			Bits
Integral Nonlinearity Error	INL			± 0.2	± 1	LSB
Differential Nonlinearity	DNL	All Devices Monotonic		+(),4	± 1	LSB
Full-Scale Gain Error	$G_{\rm FNE}$			2		LSB
Output Offset	V _{BZE}	$\overline{PR} = 0$, Sets D = 80 _H		5	25	mV
Output Offset Drift	TCV_{BZ}	$\overline{PR} = 0$, Sets $D = 80_{H}$		5		μV/°C
VOLTAGE INPUTS—Applies to All	Inputs V _{IN} x					
Input Voltage Range ¹	IVR		± 3	+4		V
Input Resistance	R _{IN}		12	19		kΩ
Input Capacitance	C _{IN}			9		pF
DAC OUTPUTS Applies to All Ou	tputs Voortx					
Voltage Range ¹	OVR	$R_{L} = 10 \text{ k}\Omega$	± 3	+ -1		V
Output Current	Iotri	$\Delta V_{OUT} < 1.5 LSB$	± 3			mA
Capacitive Load	$C_{\underline{\mathbf{L}}}$	No Oscillation		500		pF
	olies to All DA	Cs				
Full Power Gain Bandwidth ¹	GBW	$V_{IN}x = \pm 3 V_P$, $R_L = 2 k\Omega$, $C_L = 10 pF$	10	50		kHz
Slew Rate		Measured 10% to 90%				
Positive	SR+	$\Delta V_{OUT} x = +5.5 \text{ V}$	0.5	1.0		V/µs
Negative	SR	$\Delta V_{OUT} x = -5.5 \text{ V}$	1.0	1.8		V/µs
Total Harmonic Distortion	THD	$V_{INX} = 4 \text{ V p-p, D} = FF_H, f = 1 \text{ kHz,}$		0.01		0/0
		$f_{LPF} = 80 \text{ kHz}, R_L = 1 \text{ k}\Omega$				1
Spot Noise Voltage	e _N	$f = 1 \text{ kHz}, V_{IN} = 0 \text{ V}$		78		nV/vHz
Output Settling Time	t _S	±1 LSB Error Band, D = 00 _H to FF _H		2.9		μs
	"	$D = FF_H \text{ to } 00_H$		5.4		μs
Channel-to-Channel Crosstalk	$C_{\rm T}$	Measured Between Adjacent				'
	,	Channels, f = 100 kHz		72		dB
Digital Feedthrough	Q	$V_{IN}x = 0 V, D = 0 \text{ to } 255_{10}$		5		nV-s
POWER SUPPLIES						
Positive Supply Current	Im	$\overline{PR} = 0 \text{ V}$		10	14	mA
Negative Supply Current	I _{SS}	$\frac{1}{PR} = 0$ V		9	13	mA
Power Dissipation ²		1 K = 0 V		95	135	mW
Power Supply Rejection	PDISS	$\overline{PR} = 0 \text{ V}, \Delta V_{DD} = \pm 5\%$		0.0001	0.01	%/%
	PSRR		4.75			V
Power Supply Range	PSR	V _{DD} V _{SS}	4.75	5.00	5.25	
DIGITAL INPUTS	V		2.4			v
Logic High	V _{IH}		2.4		0.8	V
Logic Low	V _{II}				±10	1
Input Current	I _L			-	Ι Ι(/	μA
Input Capacitance Input Coding	C _{IL}		0	/ ffset Binary		pF
				Strary		+ ·-··
DIGITAL OUTPUT	1					
Logic High	V_{OH}	$I_{OH} = -0.4 \text{ mA}$	3.5			V
Logic Low	V _{OL}	I _{OL} = 1.6 mA			0.4	v
TIMING SPECIFICATIONS ¹						
Input Clock Pulse Width	t _{CH} , t _{Cl}		60			ns
Data Setup Time	t _{DS}		40			ns
Data Hold Time	t _{DH}		20			ns
CLK to SDO Propagation Delay	t_{PD}				80	ns
DAC Register Load Pulse Width	t _{I.D}		70			ns
Preset Pulse Width	tpR	1	5()			ns
Clock Edge to Load Time	t _{CKLD}	1	30			ns
Load Edge to Next Clock Edge	-C.KLA		60			

¹Guaranteed by design, not subject to production test. ²Calculated limit = $5 \text{ V} \times (l_{DD} + l_{SC})$.

Specifications subject to change without notice