

1. Description

The KIA50N06 is three-terminal silicon device with current conduction capability of about 50A, fast switching speed. Low on-state resistance, breakdown voltage rating of 60V, and max threshold voltages of 4 volt. It is mainly suitable electronic ballast, and low power switching

2. Features

$R_{DS(ON)}=23m\Omega @ V_{GS}=10V$.

Ultra low gate charge (typical 30nC)


Low reverse transfer capacitance

Fast switching capability

100% avalanche energy specified

Improved dv/dt capability


3. Pin configuration




TO-252



TO-220



TO-220F



Pin	Function
1	Gate
2	Drain
3	Source

6. Absolute maximum ratings


Parameter	Symbol	Value	Unit
Drain to source voltage	V_{DSS}	60V	
Gate to source voltage	V_{GSS}	$\pm 20V$	
Continuous drain current	I_D	50A	
		$T_J=100^\circ C$	$I_D=35A$
Drain current pulsed (note1)	I_{DM}	200A	
Single pulsed avalanche energy (note2)	E_{AS}	480mJ	
Repetitive avalanche energy (note1)	E_{AR}	13mJ	
Peak diode recovery dv/dt (note3)	dv/dt	7V/ns	
Total power dissipation ($T_J=25^\circ C$)	P_D	130W	
Derating factor above $25^\circ C$	P_D	0.9W/ $^\circ C$	
Operating junction temperature	T_J	-55 ~ +150	$^\circ C$
Storage temperature	T_{STG}	-55 ~ +150	$^\circ C$
Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.			
Absolute maximum ratings are stress ratings only and functional device operation is not implied.			

3. Thermal resistance

Parameter	Symbol	Typ	Max	Units
Thermal resistance, junction-to-case	θ_{JC}		1.15	$^\circ C/W$
Thermal resistance, case-to-sink	θ_{CS}			$^\circ C/W$
Thermal resistance, junction-to-ambient	θ_{JA}	0.5		$^\circ C/W$
			62.5	

7. Electrical characteristics

($T_J=25^\circ\text{C}$, unless otherwise notes)

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Off characteristics						
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60			V
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	$I_{\text{D}}=250\mu\text{A}$, referenced to 25°C $V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$		0.07		$^\circ\text{C}$
Drain-source leakage current	$I_{\text{DS}}^{\text{SS}}$	$V_{\text{DS}}=48\text{V}, T_J=125^\circ\text{C}$ $V_{\text{GS}}=20\text{V}, V_{\text{DS}}=0\text{V}$		1		μA
Gate-source leakage current	I_{GSS}	$V_{\text{GS}}=-20\text{V}, V_{\text{DS}}=0\text{V}$		100		nA
				-100		nA
Gate-source leakage Reverse						
On characteristics						
Gate threshold voltage $V_{\text{GS(TH)}}$		$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.0		4.0	V
Static drain-source on-state resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=25\text{A}$		18	23	$\text{m}\Omega$
Dynamic characteristics						
Input capacitance C_{iss}		$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		900	1220	pF
Output capacitance C_{oss}				430	550	pF
Reverse transfer capacitance C_{rss}				80	100	pF
Switching characteristics						
Turn-on delay time $t_{\text{D(ON)}}$		$V_{\text{DD}}=30\text{V}, I_{\text{D}}=25\text{A}, R_{\text{G}}=50\Omega$ (note 4,5)		40	60	ns
Rise time t_{R}				100	200	ns
Turn-off delay time $t_{\text{D(OFF)}}$				90	180	ns
Fall time t_{F}				80	160	ns
Total gate charge Q_{G}				30	40	nC
Gate-source charge Q_{GS}		$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=10\text{V}, I_{\text{D}}=50\text{A}$ (note 4,5)		9.6		nC
Gate-drain charge (Miller charge) Q_{GD}				10		nC
Source-drain diode ratings and characteristics						
Diode forward voltage V_{SD}		$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$			1.5	V
Continuous source current	I_{S}	Integral reverse p-n junction diode in the MOSFET 			50	A
Pulsed source current	I_{SM}				200	A
Reverse recovery time t_{RR}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=50\text{A}$			54		ns
				81		μC

$dI/dt=100\text{A}/\mu\text{s}$ (note 4) Reverse recovery charge Q_{RR}

Note: 1. repetitive rating:pulse width limited by junction temperature

2. $L=5.6\text{mH}, I_{\text{AS}}=50\text{A}, V_{\text{DD}}=25\text{V}, R_{\text{G}}=0\Omega$, starting $T_J=25^\circ\text{C}$

3. $I_{\text{SD}}<50\text{A}, dI/dt<300\text{A}/\mu\text{s}, V_{\text{DD}}<\text{BV}_{\text{DSS}}$, starting $T_J=25^\circ\text{C}$

4. Pulse test:pulse width<300 μs ,duty cycle<2% —

5. Essentially independent of operating temperature

8. Test circuits and waveforms




Fig. 1A Peak Diode Recovery dv/dt Test Circuit




Fig. 1B Peak Diode Recovery dv/dt Waveforms




Fig. 2A Switching Test Circuit




Fig. 2B Switching Waveforms




Fig. 3A Gate Charge Test Circuit




Fig. 3B Gate Charge Waveform




Fig. 4A Unclamped Inductive Switching Test Circuit




Fig. 4B Unclamped Inductive Switching Waveforms

9.Typical characteristics

