



### Dual N-Channel 20 V (D-S) MOSFET with Schottky Diode

PRODUCT SUMMARY						
	V <sub>DS</sub>	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a, f</sup>	Q <sub>g</sub> (Typ.)		
Channel-1	20	0.022 at V <sub>GS</sub> = 10 V	8	Ω		
Chameri	20	$0.025$ at $V_{GS} = 4.5 \text{ V}$	8	O		
Channel-2	20	$0.015$ at $V_{GS} = 10 \text{ V}$	8	17		
Channel-2	20	$0.019 \text{ at V}_{GS} = 4.5 \text{ V}$	8	17		

SCHOTTI	SCHOTTKY PRODUCT SUMMARY					
V <sub>DS</sub> (V)	V <sub>SD</sub> (V) Diode Forward Voltage	I <sub>F</sub> (A) <sup>a</sup>				
20	0.43 V at 1 A	4				

# PowerPAK SO-8 6.15 mm 5 15 mm **Bottom View**

Ordering Information: Si7980DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

#### **FEATURES**


- TrenchFET® Power MOSFET
- 100 %  $R_g$  and UIS Tested
- Material categorization: For definitions of compliance please see www.vishay.com/doc?99912



HALOGEN FREE

#### **APPLICATIONS**

- Synchronous Buck Converter
  - Game Machines
  - Notebook Computers



Parameter	Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage		V <sub>DS</sub>	20	20	V
Gate-Source Voltage		$V_{GS}$	± 16	± 16	V
	T <sub>C</sub> = 25 °C		8 <sup>f</sup>	8 <sup>f</sup>	
Continuous Drain Current (T <sub>.1</sub> = 150 °C)	T <sub>C</sub> = 70 °C	1 ,	8 <sup>f</sup>	8 <sup>f</sup> 11 <sup>b, c</sup>	
Softinada Brain Gundik (1) = 100 G)	T <sub>A</sub> = 25 °C	l <sub>D</sub>	8.8 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		7.1 <sup>b, c</sup>	9 <sup>b, c</sup>	
Pulsed Drain Current		I <sub>DM</sub>	30	30	Α
Source-Drain Current Diode Current	T <sub>C</sub> = 25 °C	- I <sub>S</sub>	8 <sup>f</sup>	8 <sup>f</sup>	
	T <sub>A</sub> = 25 °C		2.8 <sup>b, c</sup>	2.8 <sup>b, c</sup>	1
Pulsed Source-Drain Current	•	I <sub>SM</sub>	30	30	
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	15	15	
Single Pulse Avalanche Energy	L = 0.1 11111	E <sub>AS</sub>	11.2	11.2	mJ
	T <sub>C</sub> = 25 °C		19.8	21.9	
Maximum Power Dissipation	T <sub>C</sub> = 70 °C	P <sub>D</sub>	12.6	14	w
Maximum Fower Dissipation	T <sub>A</sub> = 25 °C	ם י ט	3.1 <sup>b, c</sup>	3.4 <sup>b, c</sup>	l vv
	T <sub>A</sub> = 70 °C		2 <sup>b, c</sup>	2.2 <sup>b, c</sup>	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 t		
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			2	°C	

- a. Based on  $T_C = 25$  °C.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Package limited.



THERMAL RESISTANCE RATINGS	•						
Parameter			Char	nel-1	Char	nel-2	
		Symbol	Тур.	Max.	Тур.	Max.	Unit
Maximum Junction-to-Ambient <sup>a, b</sup>	t ≤ 10 s	R <sub>thJA</sub>	32	40	30	36	°C/W
Maximum Junction-to-Case (Drain)	Steady State	R <sub>thJC</sub>	5	6.3	4.5	5.7	C/VV

Parameter Symbol Test Cond		Test Conditions		Min.	Typ. <sup>c</sup>	Max.	Unit	
Static								
Drain Course Brookdown Voltage	V	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-1	20			V	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	Ch-2	20			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I <sub>D</sub> = 250 μA	Ch-1		22		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_{J}$	I <sub>D</sub> = 250 μA	Ch-1		- 5		miv/°C	
Cata Threshold Voltage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1		2.5	V	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	Ch-2	1.4		2.8	v	
Cota Padri Lagicaga	Lana	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$	Ch-1			100	- A	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 16 \text{ V}$	Ch-2			100	nA	
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	Ch-1			0.001		
Zara Cata Valtaga Drain Current		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	Ch-2		0.05	0.50		
ero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 100 °C				0.025	mA	
		$V_{DS}$ = 20 V, $V_{GS}$ = 0 V, $T_{J}$ = 100 °C	Ch-2		3	15		
On Chata Dunin Command	1	V <sub>DS</sub> = 5 V, V <sub>GS</sub> = 10 V	Ch-1	10			^	
On-State Drain Current <sup>d</sup>	I <sub>D(on)</sub>	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	10			A	
		$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-1		0.018	0.022		
		$V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$	Ch-2		0.012	0.015		
Drain-Source On-State Resistance <sup>d</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	Ch-1		0.020	0.025	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 4 \text{ A}$	Ch-2		0.015	0.019		
d		$V_{DS} = 15 \text{ V}, I_{D} = 5 \text{ A}$	Ch-1		40		S	
Forward Transconductance <sup>d</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_{D} = 5 \text{ A}$	Ch-2		47		5	
Dynamic <sup>c</sup>			•				_	
Innut Conscitones	6		Ch-1		1010			
Input Capacitance	C <sub>iss</sub>	Channel-1	Ch-2		1370			
Output Canacitanas		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		220		nE	
Output Capacitance	C <sub>oss</sub>	Channel-2	Ch-2		320		pF	
Davissa Transfer Conscitoner		$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		100			
Reverse Transfer Capacitance	$C_{rss}$				120			

#### Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. Maximum under steady state conditions is 88 °C/W (channel-1) and 83 °C/W (channel-2).
- c. Guaranteed by design, not subject to production testing.
- d. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.





Parameter Sym		ymbol Test Conditions				Max.	Unit
Dynamic <sup>a</sup>				l	Typ. <sup>a</sup>		
- Dynamic		V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	Ch-1		17.5	27	
	_	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	Ch-2		22.5	34	-
Total Gate Charge	$Q_g$	20 7 00 7 2	Ch-1		8	12	-
		Channel-1	Ch-2		10.3	16	-
	_	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5 \text{ A}$	Ch-1		2.5		nC
Gate-Source Charge	$Q_{gs}$	Channel-2	Ch-2		3.4		1
	_	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 5 \text{ A}$	Ch-1		2.1		
Gate-Drain Charge	$Q_{gd}$		Ch-2		2.6		1
0.1.5	_		Ch-1	0.2	1.1	2.2	
Gate Resistance	$R_g$	f = 1 MHz	Ch-2	0.2	1.3	2.6	Ω
			Ch-1		9	18	
Turn-On Delay Time	t <sub>d(on)</sub>	Channel-1	Ch-2		13	25	
D: T:		$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1		16	30	
Rise Time	t <sub>r</sub>	$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		16	30	
Turn Off Dalace Time		Channel-2	Ch-1		20	35	
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2		24	45	
Fall Times		$I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-1		9	18	
Fall Time	t <sub>f</sub>		Ch-2		8	16	
Time On Delay Time	+		Ch-1		15	30	ns
Turn-On Delay Time	t <sub>d(on)</sub>	Channel-1	Ch-2		18	35	•
Rise Time	t <sub>r</sub>	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-1		18	35	
nise time	۲r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-2		18	35	
Turn-Off Delay Time	t.v. m	Channel-2	Ch-1		20	40	
Turn-On Delay Time	t <sub>d(off)</sub>	$V_{DD} = 10 \text{ V}, R_L = 2 \Omega$	Ch-2		25	45	
Fall Time	t <sub>f</sub>	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	Ch-1		12	24	
Tall Time	4		Ch-2		10	20	
<b>Drain-Source Body Diode Characteristi</b>	cs						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C	Ch-1			8	
Commission Course Brain Brode Carrent	.5	.0 -2 -2	Ch-2			8	Α
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>		Ch-1			30	
T disc blode Forward Guiterit	SIVI		Ch-2			30	
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 2 A	Ch-1		0.73	1.1	V
	OD.	I <sub>S</sub> = 1 A	Ch-2		0.37	0.43	
Body Diode Reverse Recovery Time	t <sub>rr</sub>		Ch-1		16	32	ns
	111	Ohar III	Ch-2		20	40	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	Channel-1 $I_F = 5 \text{ A}$ , $dI/dt = 100 \text{ A/}\mu\text{s}$ , $T_J = 25 ^{\circ}\text{C}$	Ch-1		8	16	nC
	~!!	ι <sub>τ</sub> = 0 11, απαί = 100 70 μο, 1 <sub>J</sub> = 20 0	Ch-2		10	20	
Reverse Recovery Fall Time	t <sub>a</sub>	Channel-2	Ch-1		8		
		$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		9		ns
Reverse Recovery Rise Time			Ch-1		8		4
			Ch-2		11		


#### Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.




### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient




### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### **Current Derating\***



Power Derating, Junction-to-Case




Power Derating, Junction-to-Ambient


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max.)}$  = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case




### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Source-Drain Diode Forward Voltage




Reverse Current (Schottky)



On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



T<sub>C</sub> - Case Temperature (°C)

#### **Current Derating\***






Power Derating, Junction-to-Case

Power Derating, Junction-to-Ambient


 $<sup>^{\</sup>star}$  The power dissipation P<sub>D</sub> is based on T<sub>J(max.)</sub> = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



### CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?68391.



DWG: 5881

## PowerPAK® SO-8, (Single/Dual)




		MILLIMETERS		INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.97	1.04	1.12	0.038	0.041	0.044	
A1		-	0.05	0	-	0.002	
b	0.33	0.41	0.51	0.013	0.016	0.020	
С	0.23	0.28	0.33	0.009	0.011	0.013	
D	5.05	5.15	5.26	0.199	0.203	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.56	3.76	3.91	0.140	0.148	0.154	
D3	1.32	1.50	1.68	0.052	0.059	0.066	
D4		0.57 typ.			0.0225 typ.		
D5		3.98 typ.		0.157 typ.			
Е	6.05	6.15	6.25	0.238	0.242	0.246	
E1	5.79	5.89	5.99	0.228	0.232	0.236	
E2 (for AL product)	3.30	3.48	3.66	0.130	0.137	0.144	
E2 (for other product)	3.48	3.66	3.84	0.137	0.144	0.151	
E3	3.68	3.78	3.91	0.145	0.149	0.154	
E4 (for AL product)		0.58 typ.			0.023 typ.		
E4 (for other product)		0.75 typ.			0.030 typ.		
е		1.27 BSC			0.050 BSC		
K (for AL product)		1.45 typ.			0.057 typ.		
K (for other product)		1.27 typ.			0.050 typ.		
K1	0.56	-	-	0.022	-	-	
Н	0.51	0.61	0.71	0.020	0.024	0.028	
L	0.51	0.61	0.71	0.020	0.024	0.028	
L1	0.06	0.13	0.20	0.002	0.005	0.008	
θ	0°	-	12°	0°	-	12°	
W	0.15	0.25	0.36	0.006	0.010	0.014	
М	0.125 typ.			0.005 typ.			

Revison: 20-May-13 Document Number: 71655



### RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Dual



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



### **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

### **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000