DRAM MODULE

256K x 9 DRAM

FAST PAGE MODE (MT3D2569) LOW POWER, EXTENDED REFRESH (MT3D2569 L)

FEATURES

OPTIONS

- Industry standard pinout in a 30-pin single-in-line memory module
- · High-performance, CMOS silicon-gate process
- Single 5V ±10% power supply
- Low power, 9mW (.9mW L-version) standby; 625mW active, typical
- · All device pins are fully TTL compatible
- FAST PAGE MODE access cycle
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN


MARKING

- 512-cycle refresh distributed across 8ms or 512-cycle extended refresh distributed across 64ms
- Low CMOS standby current, 60μA maximum (L-version)

OI IIONO	14111111111
Timing	
60ns access	- 6
70ns access	- 7
80ns access	- 8
Packages	
Leadless 30-pin SIMM	M
Leaded 30-pin SIP	N
Access Mode	
FAST PAGE MODE	P
Power/Refresh	
Normal Power/8ms	Blank
Low Power/64ms	L
• Part Number Example: MT3	D2569MPL-6

GENERAL DESCRIPTION


The MT3D2569 is a randomly accessed solid-state memory containing 262,144 words organized in a x9 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 18 address bits, which are entered nine bits (A0-A8) at a time. RAS is used to latch the first nine bits and CAS the latter nine bits. READ or WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. EARLY-WRITE occurs when WE goes LOW prior to CAS going LOW, and the output pins remain open (High-Z) until the next CAS cycle.



FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row address (A0-A8) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS or HIDDEN REFRESH) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms (64ms on L-version), regardless of sequence.

FUNCTIONAL BLOCK DIAGRAM



or U1, U2 = MT4C4256DJ L (L-version) U3 = MT4C1024DJ L (L-version)

TRUTH TABLE

						ADDRESSES		DATA IN/OUT
FUNCTION		RAS	CAS	CAS9	WE.	¹R ¹C		DQ1-DQ8, D9, Q9
Standby		Н	H→X	H→X	Х	X	Х	High-Z
READ		L	L	L	Н	ROW	COL	Data Out
EARLY-WRITE		L	L	L	L	ROW	COL	Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	н	ROW	COL	Data Out
READ	2nd Cycle	L	H→L	H→L	Н	n/a	COL	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	٦	ROW	COL	Data In
WRITE	2nd Cycle	L	H→L	H→L	L	n/a	COL	Data In
RAS-ONLY REFRESI	н	L	Н	Н	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	L	Н	ROW	COL	Data Out
REFRESH	WRITE	L→H→L	L	L	L	ROW	ÇOL	Data In
CAS-BEFORE-RAS REFRESH		H→L	L	L	X	X	Х	High-Z
BATTERY BACKUP REFRESH (L-version)		H→L	L	L	Х	Х	Х	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss.	1V to +7V
Operating Temperature, T _A (Ambient)	0°C to +70°C
Storage Temperature	55°C to +125°C
Power Dissipation	3W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3, 6, 22) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, All Inputs		ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, All Inputs		VIL	-1.0	0.8	V	1
INPUT LEAKAGE Any Input 0V ≤ Vin ≤ Vcc.	D9, CAS9	lı	-2	2	μА	
(All other pins not under test = 0V)	A0-A8, RAS, WE	li	-6	6	μA	
OUTPUT LEAKAGE (Q is disabled, 0V ≤ Vout ≤ Vcc)	DQ1-DQ8, Q9	loz	-10	10	μА	
OUTPUT LEVELS		Vон	2.4	1	V	
Output High (Logic 1) Voltage (lout = -5r Output Low (Logic 0) Voltage (lout = 5m		VoL		0.4	v	

			MAX]	
PARAMETER/CONDITION	SYMBOL	-6	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	lcc1	6	6	6	mA	
STANDBY CURRENT: (CMOS)	Icc2	3	3	3	mA	24
$(\overline{RAS} = \overline{CAS} = Vcc - 0.2V)$.6	.6	.6	mA	24, 26
OPERATING CURRENT: Random READ/WRITE	loca	270	240	210	mA	2, 22
Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC (MIN))	lcc3		225	195	mA	2,22,26
OPERATING CURRENT: FAST PAGE MODE		210	180	150	mA	2, 22
Average power supply current (RAS = V ₁ L, CAS, Address Cycling: ^t PC = ^t PC (MIN))	Icc4	195	165	135	mA	2,22,26
REFRESH CURRENT: RAS-ONLY		270	240	210	mA	2
Average power supply current (RAS Cycling, CAS = ViH: ¹RC = ¹RC (MIN))	Icc5	255	225	195	mA	2, 26
REFRESH CURRENT: CAS-BEFORE-RAS		270	240	210	mA	2, 19
Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	Icc6	255	225	195	mA	2,19,26
REFRESH CURRENT: BATTERY BACKUP (BBU) Average power supply current during BATTERY BACKUP refresh: CAS = 0.2V or CAS-BEFORE-RAS cycling; RAS = ¹RAS (MIN) to 1μs; WE, A0-A9 and DIN = Vcc -0.2V or 0.2V (DIN may be left OPEN), ¹RC = 125μs (512 rows at 125μs = 64ms)	lcc7	.6	.6	.6	mA	26

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A8	Ci1		19	pF	17
Input Capacitance: RAS, CAS, WE	Cı2		25	pF	17
Input Capacitance: D9	Сіз		10	pF	17
Input/Output Capacitance: DQ1-DQ8	Cio		15	pF	17
Output Capacitance: Q9	Co		10	pF	17

AC CHARACTERISTICS			6	-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	110	1	130		150		ns	
READ-WRITE cycle time	¹RWC	n/a		n/a		n/a		n/a	21
AST-PAGE-MODE READ or WRITE ycle time	[†] PC	40		40		45		ns	
PAGE-MODE READ or WRITE sycle time	¹PC	n/a		n/a		n/a		ns	
Access time from RAS	^t RAC		60		70		80	ns	8
Access time from CAS (FAST PAGE MODE)	¹CAC		20		20		20	ns	9
Output Enable	^t OE		20		20		20	ns	
Access time from column address	tAA.		30		35_		40	ns	
Access time from CAS precharge	¹CPA		35		40		45	ns	
RAS pulse width	¹ RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	¹RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	tRSH	20		20		20		ns	
RAS precharge time	^t RP	40		50		60		ns	
CAS pulse width	^t CAS	20	100,000	20	100,000	20	100,000	ns	
CAS hold time	†CSH	60		70		80	l	ns	
CAS precharge time	[†] CPN	10		10		10	l	ns	18
CAS precharge time (FAST PAGE MODE)	(CP	10		10		10		ns	
RAS to CAS delay time	tRCD	20	40	20	50	20	60	ns	13
CAS to RAS precharge time	¹ CRP	5		5	T	5		ns	
Row address setup time	^t ASR	0		0		0		ns	
Row address hold time	[†] RAH	10		10		10		ns	
RAS to column address delay time	¹RAD	15	30	15	35	15	40	ns	24
Column address setup time	tASC	0		0		0		ns	
Column address hold time	^t CAH	15	I	15		15		ns	
Column address hold time (referenced to RAS)	^t AR	45		55		60		ns	
Column address to RAS lead time	†RAL	30		35		40		ns	
Read command setup time	^t RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	25
Read command hold time (referenced to RAS)	'RRH	0		0		0		ns	25

DRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 3, 4, 5, 6, 7, 10, 11, 16, 21) (0°C \leq T_A \leq +70°C; Vcc = 5V \pm 10%)


AC CHARACTERISTICS		-	6	-	-7		3		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	¹CLZ	0		0		0		ns	
Output buffer turn-off delay	10FF	0	20	0	20	0	20	ns	12
WE command setup time	¹wcs	0		0		0		ns	
Write command hold time	¹WCH	10		15		15		ns	
Write command hold time (referenced to FAS)	¹WCR	45		55		60		ns	
Write command pulse width	tWP	10		15		15		ns	
Write command to RAS lead time	tRWL	20		20		20		ns	
Write command to CAS lead time	¹CWL	20		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	15
Data-in hold time	¹DH	15		15		15		ns	15
Data-in hold time (referenced to RAS)	†DHR	45		55		60		ns	
Transition time (rise or fall)	T	3	50	3	50	3	50	ns	5, 16
Refresh period (512 cycles)	¹ REF		8/64		8/64		8/64	ms	3/26
RAS to CAS precharge time	^t RPC	0		0		0		ns	
CAS setup time (CAS-BEFORE-RAS REFRESH)	^t CSR	10		10		10		ns	19
CAS hold time (CAS-BEFORE-RAS REFRESH)	¹ CHR	10		15		15		ns	19

NOTES


- 1. All voltages referenced to Vss.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 3. An initial pause of 100µs is required after power-up followed by any eight RAS cycles before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the tREF refresh requirement is exceeded.
- 4. AC characteristics assume ^tT ≈ 5ns.
- ViH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a load equivalent to two TTL gates and 100pF.
- Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- Assumes that ^tRCD ≥ ^tRCD (MAX).
- 10. If CAS = Viн, data output is High-Z.
- 11. If CAS = Vil., data output may contain data from the last valid READ cycle.
- 12. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 13. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the

- specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 14. ¹RCH is referenced to the first rising edge of RAS or CAS
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles.
- In addition to meeting the transition rate specification, all input signals must transit between VIH and VII. (or between VII. and VIH) in a monotonic manner.
- 17. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, Vcc = 5V, DC bias = 2.4V @ 15mV RMS).
- 18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for ^tCP.
- 19. On-chip refresh and address counters are enabled.
- 20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on U1 and U2.
- 22. Icc is dependent on cycle rates.
- 23. All other inputs at Vcc -0.2V.
- 24. Operation within the ^tRAD (MAX) limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- 25. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 26. Applies to L-version only.


READ CYCLE




EARLY-WRITE CYCLE



FAST-PAGE-MODE READ CYCLE




FAST-PAGE-MODE EARLY-WRITE CYCLE




RAS-ONLY REFRESH CYCLE

(ADDR = A0-A8; WE = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE

(A0-A8 and $\overline{WE} = DON'T CARE$)



BATTERY BACKUP REFRESH CYCLE 26

(A0-A8 and $\overline{WE} = DON'T CARE$)



HIDDEN REFRESH CYCLE 20 (WE = HIGH)

