



DESCRIPTION

The HFC0310 is a flyback controller with fixed-frequency operation.

The controller uses p eak current mode to provide exc ellent transient response and ease loop compensation. W hen the ou tput power falls below a given level, the cont roller enters burst mod e to lower the stand-by power consumption.

An external capacitor connected between the FSET pin and GND programs the HFC031 0 switching fr equency. Otherwise, the HFC0310 uses a frequency shaping function that greatly reduces the noise level, and reduces the cost of the EMI filter.

The HFC0 310 provides various protection $\,$ s, such as the rmal shutdown, V $_{CC}$ un der-voltage lockout, o ver-load p rotection, over-voltage protection, and short-circuit protection.

The HFC0310 is available in a SOIC8 package.

FEATURES

- Programmable switch ing frequency up to 600kHz
- Frequency shaping (±3.5%)
- Current-mo de operation
- Very low start-up current (12μA)
- Very low standby power consumption via active-burst mode
- Internal 350ns leading-edge blanking
- Built-in 3ms soft-start function
- Internal slope compensation
- Built-in PRO pin pull-up (>3.25V) autorestart function
- Over-te mperature protection
- V _{CC} under-voltage lockout with hysteresis
- Over-voltage protection on VCC
- Time-based over-load protection
- Short-circuit protection

APPLICATIONS


- Power Meters
- Switching Mode Power Supplies
- AC/DC Adapters, Switching Chargers

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.



TYPICAL APPLICATION






ORDERING INFORMATION

Part Number*	Package	Top Marking	Free Air Temperature (T _A)
HFC0310GS	SOIC8	HFC0310	–40°C to +105°C

^{*} For Tape & Reel, add suffix –Z (e.g. HFC0310GS–Z);

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Vcc–0.3V to 30 \
All Other Pins0.3V to 7 \
Continuous Power Dissipation $(T_A = +25^{\circ}C)^{(2)}$
SOIC81.04W
Junction Temperature150°C
Lead Temperature260°C
Storage Temperature60°C to +150°C
Thermal Shut Down150°C
Thermal Shut Down Hysteresis40°C
ESD Capability Human Body Model (All Pins
except Drain)2.0k\
ESD Capability Machine Model 200\
Operating Temperature40°C to +105°C

Recommended Operation Conditions(3) V_{CC} to GND8V to 20VMaximum Junction Temp. (T_J) +125°CThermal Resistance θ_{JA} θ_{JC} SOIC89645°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature re T $_{\rm J}$ (MAX), the junction-to-ambient thermal resistance $\theta_{\rm JA}$, and the ambient temperature T $_{\rm A}$. The maximum allowable con tinuous power dissipation at any ambient temperature is calculated by P $_{\rm D}$ (MAX) = (T $_{\rm J}$ (MAX)-T $_{\rm A}$)/ $\theta_{\rm JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temper ature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanen to damage.
- The device is not guaran teed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{CC} =12V, T_A =+25°C, unless otherwise noted

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Parameter Sy	mbol	Conditions	Min	Тур	Max	Unit
Sinking Resistor R _L 10 Ω Ω Supply Voltage Management (Pin Vcc) V _{CC} Upper Turn-On/Off Level V _{CCL} 11 12 13 V V _{CC} , Lower Turn-On/Off Level V _{CCL} 8.5 9.3 10 V V _{CC} , Lower Turn-On/Off Level V _{CCL} 8.5 9.3 10 V V _{CC} , Lower Turn-On/Off Level V _{CCL} V _{CC} 8.5 9.3 10 V V _{CC} V _{CC} , Lower Turn-On/Off Level V _{CCL} V _{CC} 8.5 9.3 10 V V _{CC}	Driving Signal (Pin Drv)						
Supply Voltage Management (Pin Vcc) VccH	Sourcing Resistor	R _H			20		Ω
V _{CCL} Upper Turn-On/Off Level V _{CCL} V _{CCL} S.5 9.3 10 V	Sinking Resistor	R_L			10		Ω
V _{CC} , Lower Turn-On/Off Level V _{CC} V	Supply Voltage Management (Pin Vcc)						
V _{CCI} Lower Turn-On/Off Level V _{CCI} V _{CC} =V _{CCI} S.5 9.3 10 V	V _{CC} Upper Turn-On/Off Level	V _{CCH}		11	12	13	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{CC} , Lower Turn-On/Off Level	V_{CCL}		8.5	9.3	10	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Start-Up Current	I _{ST}	0.5V, Before	12		20	μA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	V _{CC} OVP Level	V _{OVP}		23.3	24.5	25.7	V
Phase	V _{CC} Protection-Enabled Recharge Level			5.7	6.2	6.7	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Internal IC Consumption, Protection		V _{CC} =6.0V		8	10	μΑ
Internal Pull-Up Voltage							
FB to Current-Set-Point Division Ratio IDIV Sa Internal Soft-Start Time tss Sa Sa Sa Sa Sa Sa Sa				12.5		15.5	kΩ
Internal Soft-Start Time		V_{UP}					V
Falling FB Level Where the Regulator Enters Burst Mode		I _{DIV}					
Enters Burst Mode		t _{ss}			3		ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V_{BURL}			0.5		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V _{BURH}			0.7		V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Over-Load Set Point	V _{OLP}		3.5	3.8	4	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Over-Load Delay Time	t _{Delay} Fs:	100 kHz		82		ms
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V _{FSETmax}		0.83	0.87	0.91	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Source Current	I _{FSET}		45	53	61	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	at drive turn on)				400		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Frequency Spectrum Shaping range, in	R _{Shaping}			±3.5		%
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					•		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Leading-Edge Blanking for Current	t _{LEB1}			350		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		t _{I FR2}			240		ns
				0.91		0.98	
			f _S =100kHz				mV/μs
Protection Voltage V _{PRO} 3.1 3.25 3.4 V							
		V_{PRO}		3.1	3.25	3.4	V
							V




PIN FUNCTIONS

Package Pin #	Name	Description
1 FSET		Switching Co nverter F requency Set. Con nect a capa citor to GND to set the switchi ng frequency up to 600kHz.
2 V	CC	Supply Voltage. Connect to a 47 μ F bulky capacitor and a 0.1 μ F ceramic capacitor for most applications. When V _{CC} rises to 12V, the IC starts switching; when it falls below 9.3V, the IC stops switching.
3	NC	Not Connected. This pin ensures adequate creepage distance.
4	Drv	Drive Signal Output.
5	CS	Primary Current Sense.
6	PRO	Pull up PRO to shut down the IC with hysteresis.
7	GND	Ground.
8 FB		Feedback. The output voltage from the external compensation circuit is fed into this pin. This pin and the current sense signal from Source determines the PWM duty cycle. A feedback voltage of 3.8V triggers over-load protection, while 0.5V triggers burst-mode operation. The regulator exits burst-mode operation and enters normal operation when the FB voltage reaches 0.7V





TYPICAL CHARACTERISTICS






TYPICAL CHARACTERISTICS (continued)









Protection Voltage





TYPICAL PERFORMANCE CHARACTERISTICS


V_{IN}=230VAC, V_{OUT1}=12V/0.8A, V_{OUT2}=8V/0.2A, V_{OUT3}=8V/0.05A, T_A=+25°C, unless otherwise noted.

























TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V_{IN}=230VAC, V_{OUT1}=12V/0.8A, V_{OUT2}=8V/0.2A, V_{OUT3}=8V/0.05A, T_A=+25°C, unless otherwise noted.









BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The HFC0 310 incorp orates all the necessary features to build a reliable switch-mode power supply. Its high level of integration requires very few extern al components. It has burst-mode operation to minimize the stand-by power consumption at light load. Protection features—such as a uto-recovery for over-load protection (OLP), short-circuit protection (SCP), over-voltage protection (OVP), or thermal shutdown (TSD) for over-temperature protection (OTP)—contribute to a safer converter design with out in creasing circuit complexity.


PWM Operation

The HFC0310 is a fully integrated converter with adjustable-frequency peak-current-mode control PWM switching regulators. The output voltage is measured at FB through a resistive voltage divider, amplifier, and optocoupler. The voltage at the FB pin is compared to the internally measured switch current to control the output voltage. The integrated MOSFET turns on at the beginning of each clock cycle. The current in the inductor increases until it reaches the value set by the FB voltage, and then the integrated MOSFET turns off.

Start-Up and Vcc UVLO

During start-up, the IC only consumes the start up current (typically $12\mu A$), and the current supplied through the start-up resistor charges the V_{CC} capacitor.

The IC starts switching and the current increases to 1mA when V_{CC} reaches 12V. At t his point, the transformer's auxiliary winding powers the IC. When V_{CC} f alls below 9.3V, the regulator stops witching a nd the current through the start up resistor charges the V_{CC} capacitor again.



The lower threshold of VCC under-voltage lock-out (UVLO) de creases from 9 .3V to 6. 2V when fault conditions occur, such as OLP, OVP, and OTP.

Soft-Start

To reduce stress on the primary MOSFET and the second ary diode during start -up and to smoothly establish the output voltage, the HFC0310 has an inter nal soft-start circu it that gradually in creases the primary current sense threshold, which determines the MOSFET pea k current during start-up. The pulse-width of the power switching device progressively increases to establish optimal operating conditions until the feedback control loop takes charge.




Figure 3: Soft Start



Switching Frequency

The capacitor between the FSET pin and GND sets the switching frequency of the HFC0310. Estimate the oscillator frequency as per the equation below:

$$f_{S}H = \frac{1}{400 \times 40^{-9} \quad C \times \frac{0.87}{53 \times 10^{-6}}} \quad z$$

Over Voltage Protection

Monitoring the V cc pin via a 20us time constant filter allows the HFC0310 to enter OVP during an over-voltage condition; t ypically when V cc goes above 24.5V. The controller will resum e operation after the fault disappears.

Over-Current Protection

The HFC0310 continuously monitors the FB pin. When FB pulls up to 3.8V, if after a 8192 switching cycle delay the fault signal is st present, the HFC0310 shuts down as soon as the power supply undergoes an ov erload. When the fault disappears, the power supply resumes operation.

Short-Circuit Protection

By monitori ng the CS pin, the HF C0310 shuts down when the voltage rises higher than 1.65 V, to indicate a short circuit. The HFC0310 enters a safe low-po wer mode that prevents any letha thermal or stress damage. As so on as the f ault disappears, the power supply resumes operation.

Thermal Shutdown

When the temperature of the IC exceeds 150°C, the OTP is activated and the controller ente auto-recovery mode.

Burst Operation

To minimize stand-by power consumption, the HFC0310 implements burst mode at no load or light load. As the load decreases, the FB voltage decreases. The IC stop s switching when the F B voltage drops below the lower threshold, V BRUI (0.5V). Then the output voltage drops at a rate dependent on the load. This ca voltage to rise again due to the negative feedback control loop. Once the FB voltag e exceeds the upper threshold, V BRUH (0.7V), t he switching p ulse re sumes. The FB voltage th en decreases and the whole process repeats. Burstmode operation alternately enables and disables

the switching pulse of the MOSFET. Hence switching loss at no loa d or light lo ad conditions is greatly reduced.

Figure 4 shows the signals genera ted by burstmode operation.




Figure 4: Burst-Mode Operation

PRO Pin

The PRO p in provides extra protection again st abnormal conditions. U se the PRO pin for input OVP and/or other prot ections. If the PRO pin voltage exc eeds 3.25V, the IC shu ts down. As soon as the fault d isappears, the power supply resumes operation.

Leading-Edge Blanking (LEB)

In normal operation, a shunt resistor between the Source pin and Ground senses the primary pea k current. The FB voltage sets the turn-off threshold of the MOSFET, V _{SENSE}=V_{FB}/3. When the shunt r esistor volt age drops t o V SENSE, th e MOSFET turns off.

During start-up and over-load condition, the primary pe ak current threshold is int ernally limited to 0.95V even if V _{FB} volta ge exceeds 2.85V to avoid excessive output power and lower the switch voltage rating.



In order to avoid turning off the MOSFET by mistriggered spikes shortly after the switch turns on, the IC implements a 350ns leading-edge blanking period. During blanking time, any trigger signal on the source pin is blocked. Figure 5 shows the primary-current—sense waveform and the leading-edge blanking.




Figure 5: Leading-Edge Blanking

Design Example

The following is a de sign examp le using the application guidelines for the given specifications:

V _{IN}	85V to 420V
V_{OUT1}	12V
V_{OUT2}	8V
V_{OUT3}	8V
f _{SW}	100kHz

The detaile d application schematic is shown in Figure 6. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more possible applications of this device, please refer to the related Evaluation Board datasheets.

© 2012 MPS. All Rights Reserved.



TYPICAL APPLICATION CIRCUITS





Figure 6: Typical Application Schematic

© 2012 MPS. All Rights Reserved.




FLOW CHART






SIGNAL EVOLUTION IN THE PRESENCE OF FAULTS






PACKAGE INFORMATION


SOIC8






TOP VIEW


RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party I ntellectual Property rights are not infringed upon when integrating MPS products into a ny application. MPS will not assume any legal responsibility for any said applications.