

# 2M (128K x 16) Static RAM

#### **Features**

· Very high speed: 55 ns and 70 ns

Voltage range:

- CY62136CV30: 2.7V-3.3V - CY62136CV33: 3.0V-3.6V - CY62136CV: 2.7V-3.6V

• Pin-compatible with the CY62136V

Ultra-low active power

Typical active current: 1.5 mA @ f = 1 MHz
 Typical active current: 5.5 mA @ f = f<sub>max</sub> (70-ns speed)

Low standby power

• Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

· Automatic power-down when deselected

· CMOS for optimum speed/power

• Packages offered in a 48-ball FBGA


### Functional Description<sup>[1]</sup>

The and CY62136CV are high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current.

This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99% when deselected ( $\overline{CE}$  HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled ( $\overline{BHE}$ , BLE HIGH), or during a write operation ( $\overline{CE}$  LOW, and  $\overline{WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).


Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.



#### Note

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

### Pin Configuration<sup>[2, 3]</sup>



### **Maximum Ratings**

lines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage to Ground Potential -0.5V to  $V_{CCMAX} + 0.5V$ 

(Above which the useful life may be impaired. For user guide-

DC Voltage Applied to Outputs in High-Z State  $^{[4]}$  ......-0.5V to V  $_{\rm CC}$  + 0.3V DC Input Voltage<sup>[4]</sup>.....-0.5V to V<sub>CC</sub> + 0.3V Output Current into Outputs (LOW) ......20 mA

Static Discharge Voltage	> 2001V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

### **Operating Range**

Device	Range	Ambient Temperature	v <sub>cc</sub>
CY62136CV30	Industrial	–40°C to +85°C	2.7V to 3.3V
CY62136CV33			3.0V to 3.6V
CY62136CV			2.7V to 3.6V

### **Product Portfolio**

							Powe	r Dissipa	ation	
					0	perating	j, I <sub>CC</sub> (m/	4)		
	٧	V <sub>CC</sub> Range (V)		Speed	f = 1	f = 1 MHz f = f		max	Stand	lby, I <sub>SB2</sub> (μΑ)
Product	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[5]</sup>	V <sub>CC(max.)</sub>	(ns)	<b>Typ.</b> <sup>[5]</sup>	Max.	<b>Typ.</b> <sup>[5]</sup>	Max.	<b>Typ</b> . <sup>[5]</sup>	Max.
CY62136CV30LL	2.7	3.0	3.3	55	1.5	3	7	15	2	10
				70	1.5	3	5.5	12		
CY62136CV33LL	3.0	3.3	3.6	55	1.5	3	7	15	5	15
				70	1.5	3	5.5	12		
CY62136CVLL	2.7	3.3	3.6	70	1.5	3	5.5	12	5	15

#### Notes:

- NC pins are not connected to the die. E3 (DNU) can be left as NC or V<sub>SS</sub> to ensure proper application.
- V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



### **Electrical Characteristics** Over the Operating Range

			CY6	2136CV3	30-55	CY6	2136CV3	30-70		
Parameter	Description	Test Cond	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 2.7V$			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , C	-1		+1	-1		+1	μА	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	V <sub>CC</sub> = 3.3V		7	15		5.5	12	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS Levels		1.5	3		1.5	3	
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			2	10		2	10	μΑ
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs		or V <sub>IN</sub> ≤ 0.2V,							

		CY6			CY62136CV33-55			CY62136CV33-70 CY62136CV-70		
Parameter	Description	Test Con	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Min.	<b>Typ.</b> <sup>[5]</sup>	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 3.0V$	2.4			2.4			V
			$V_{CC} = 2.7V$			•	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	$V_{CC} = 3.0V$			0.4			0.4	V
			$V_{CC} = 2.7V$			•			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> + 0.3V	2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_CC$	-1		+1	-1		+1	μА	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$	Output Disabled	-1		+1	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.6V$		7	15		5.5	12	mA
	Supply Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS Levels		1.5	3		1.5	3	
I <sub>SB1</sub>	Automatic CE Power-down Current —CMOS Inputs	$ \begin{split} & \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V or V}_{\text{IN}} \leq 0.2\text{V}, \\ & \text{f} = \text{f}_{\text{max}} \underbrace{(\text{Address and Data Only)}}_{\text{F}}, \\ & \text{f} = 0 \; (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}}, \text{and BLE}) \end{split} $			5	15		5	15	μА
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{c} \text{CE} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2\text{V} \\ \text{f} = 0, \text{V}_{\text{CC}} = 3.6\text{V} \end{array}$	or $V_{IN} \leq 0.2V$ ,							

## Capacitance<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF


Document #: 38-05199 Rev. \*D Page 3 of 13



### **Thermal Resistance**

Parameter	Description	Description Test Conditions			
$\Theta_{JA}$	l rei	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	°C/W	
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case) <sup>[6]</sup>		16	°C/W	

#### **AC Test Loads and Waveforms**




Parameters	3.0V	3.3V	Unit
R1	1105	1216	Ω
R2	1550	1374	Ω
R <sub>TH</sub>	645	645	Ω
V <sub>TH</sub>	1.75	1.75	V

### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[5]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		1.5		V <sub>ccmax</sub>	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}$ = 1.5V $\overline{CE} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		1	6	μΑ
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[7]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

### **Data Retention Waveform**



#### Notes:

- Tested initially and after any design or process changes that may affect these parameters. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} > 100$   $\mu s$  or stable at  $V_{CC(min.)} > 100$   $\mu s$ .

Document #: 38-05199 Rev. \*D




### Switching Characteristics Over the Operating Range<sup>[8]</sup>

		55	ns	70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		•		•		•
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[9]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[9]</sup>	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		55		70	ns
t <sub>DBE</sub>	BHE/BLE LOW to Data Valid		25		35	ns
t <sub>LZBE</sub>	BHE/BLE LOW to Low-Z <sup>[9]</sup>	5		5		ns
t <sub>HZBE</sub>	BHE/BLE HIGH to High-Z <sup>[9, 10]</sup>		20		25	ns
Write Cycle <sup>[11]</sup>		4	·\$	!		
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>BW</sub>	BHE/BLE Pulse Width	50		60		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9, 10]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[9]</sup>	10		10		ns

### **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)  $^{[12,\ 13]}$ 



#### Notes:


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified  $I_{\rm OL}/I_{\rm OH}$  and 30-pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZOE}$ .
- given device. It<sub>HZOE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter <u>a high-impedance</u> state. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates
- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE} = V_{IL}$ .
- 13. WE is HIGH for read cycle.


Document #: 38-05199 Rev. \*D



# Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled) [13, 14]






#### Notes:

- Address valid prior to or coincident with CE, BHE, BLE transition LOW.
   Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




## Switching Waveforms (continued)

# Write Cycle No. 2 (CE Controlled) [11, 15, 16]




# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[16]}$





## Switching Waveforms (continued)






# **Typical DC and AC Parameters**

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ )

Operating Current vs. Supply Voltage



### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> -I/O <sub>15</sub> ); I/O <sub>0</sub> -I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )

SUPPLY VOLTAGE (V)

Document #: 38-05199 Rev. \*D Page 9 of 13

# CY62136CV30/33 MoBL® CY62136CV MoBL®

### Truth Table (continued)

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
L	Η	Н	Н	L	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Η	Н	L	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> -I/O <sub>7</sub> ); I/O <sub>8</sub> -I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	X	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )

## **Ordering Information**


Speed (ns)	Ordering Code	Voltage Range (V)	Package Name	Package Type	Operating Range
70	CY62136CV30LL-70BAI	2.7–3.3	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	Industrial
	CY62136CV30LL-70BVI	2.7–3.3	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62136CV33LL-70BAI	3.0-3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62136CV33LL-70BVI	3.0-3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62136CVLL-70BAI	2.7–3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62136CVLL-70BVI	2.7–3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
55	CY62136CV30LL-55BAI	2.7–3.3	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62136CV30LL-55BVI	2.7–3.3	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	
	CY62136CV33LL-55BAI	3.0-3.6	BA48A	48-ball Fine Pitch BGA (7 mm x 7 mm x 1.2 mm)	
	CY62136CV33LL-55BVI	3.0-3.6	BV48A	48-ball Fine Pitch BGA (6 mm x 8 mm x 1 mm)	


Document #: 38-05199 Rev. \*D Page 10 of 13




### **Package Diagrams**

### 48-ball (7.00 mm x 7.00 mm x 1.2 mm) FBGA BA48A








51-85096-\*E



### Package Diagrams (continued)

### 48-ball VFBGA (6 x 8 x 1 mm) BV48A



MoBL is a registered trademark and More Battery Life is a trademark of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY62136CV30/33/CY62136CV/CY62136CV30/33 2M (128K x 16) Static RAM Document Number: 38-05199							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	112379	02/19/02	GAV	New Data Sheet (advance information)			
*A	114023	04/25/02	JUI	Added BV package diagram Changed Advance Information to Preliminary			
*B	117063	07/12/02	MGN	Changed Preliminary to Final			
*C	118121	08/26/02	MGN	Added new part numbers: CY62136CV with wider voltage (2.7V $-$ 3.6V); CY62136CV33 narrower voltage range (3.0V $-$ 3.6V) For T <sub>AA</sub> = 55 ns, improved t <sub>PWE</sub> Min from 45 ns to 40 ns For T <sub>AA</sub> = 70 ns, improved t <sub>PWE</sub> Min from 50 ns to 45 ns For T <sub>AA</sub> = 70 ns, improved t <sub>LZWE</sub> Min from 5 ns to 10 ns			
*D	118622	10/3/02	MGN	Improved Typ. $I_{CC}$ spec. to 7 mA (for 55 ns) and 5.5 mA (for 70 ns) Improved Max $I_{CC}$ spec. to 15 mA (for 55 ns) and 12 mA (for 70 ns) For $T_{AA}$ = 55 ns, improved $t_{LZWE}$ min. from 5 ns to 10 ns Changed upper spec. for Supply Voltage to Ground Potential to $V_{CCMAX}$ + 0.5V Changed upper spec. for DC Voltage Applied to Outputs in High-Z State and DC Input Voltage to $V_{CC}$ + 0.3V			

Document #: 38-05199 Rev. \*D Page 13 of 13