## FAN5019

## 6-Bit VID Controller 2-4 Phase VRM10.X Controller

## Features

- Pin and Function Backward Compatible with FAN53168 and FAN53180 Controllers
- Precision Multi-Phase DC-DC Core Voltage Regulation - $\pm 10 \mathrm{mV}$ Output Voltage Accuracy Over Temperature
- Differential Remote Voltage Sensing
- Selectable 2, 3, or 4 Phase Operation
- Selectable VRM9 or VRM10 Operation
- Up to 1 MHz per Phase Operation ( 4 MHz ripple Frequency)
- Lossless Inductor Current Sensing for Loadline Compensation
- External Temperature Compensation
- Accurate Load-Line Programming (Meets Intel ${ }^{\circledR}$ VRM/VRD10.0 and 10.X CPU Specifications)
- Accurate Channel-Current Balancing for Thermal Optimization and Layout Compensation
- Convenient 12V Supply Biasing
- 6-bit Voltage Identification (VID) Input
- .8375 V to 1.600 V in 12.5 mV Steps
- Dynamic VID Capability with Fault-Blanking for glitch-less Output voltage Changes
- Adjustable Over Current Protection with Programmable Latch-Off Delay. Latch-Off Function may be Disabled
- Over-Voltage Protection - Internal OVP Crowbar Protection


## Applications

- Computer DC/DC Converter VRM/VRD10.0
- Computer DC/DC Converter VRM/VRD10.X
- Computer DC/DC Converter VRM/VRD9.X
- High Current, Low Voltage DC/DC Rail


## General Description

The FAN5019 is a multi-phase DC-DC controller for implementing high-current, low-voltage, CPU core power regulation circuits. It is part of a chipset that includes external MOSFET drivers and power MOSFETS. The FAN5019 drives up to four synchronous-rectified buck channels in parallel. The multi-phase buck converter architecture uses interleaved switching to multiply ripple frequency by the number of phases and reduce input and output ripple currents. Lower ripple results in fewer components, lower component cost, reduced power dissipation, and smaller board area.

The FAN5019 features a high bandwidth control loop to provide optimal response to load transients. The FAN5019 senses current using lossless techniques: Phase current is measured through each of the output inductors. This current information is summed, averaged and used to set the loadline of the output via programmable "droop". The droop is temperature compensated to achieve precise loadline characteristics over the entire operating range. Additionally, individual phase current is measured using the $\mathrm{RDS}_{\mathrm{DS}}(\mathrm{ON})$ of the low-side MOSFETs. This information is used to dynamically balance/steer per-phase current. The phase currents are also summed and averaged for over-current detection.

Dynamic-VID technology allows on-the-fly VID changes with controlled, glitch-less output. Additionally, short-circuit protection, adjustable current limiting, over-voltage protection and power-good circuitry combine to ensure reliable and safe operation. The operating temperature range is $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and the operating voltage is a single +12 V supply, which simplifies the design. The FAN5019 is available in a TSSOP-28 package.

## Block Diagram



## Pin Assignments



## Pin Definitions

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :--- |
| $1-5$ | VID [4:0] | VID inputs. Determines the output voltage via the internal DAC. These inputs <br> comply to VRM10/VRD10 specifications for static and dynamic operation. All have <br> internal pull-ups (1.25V for VRM10 and 2.5V for VRM9) so leaving them open <br> results in logic high. Leaving VID[4:0] open results in a "No CPUU condition <br> disabling the PWM outputs. |
| 6 | VID5/SEL | VID5 Input/DAC Select. Dual function pin that is either the 12.5mV DAC LSB for <br> VRM10 or selects the VRM9 DAC codes when forced higher than Vtblsel(VRM9) <br> voltage. The truth table is as follows: <br> VVID5/SEL held > Vtblsel(VRM9); VRM9 DAC table is selected (See Table 3) <br> VViD5/SEL < Vtblsel(VRM10); VRM10 DAC table is selected (See Table 2) and <br> VViD5/SEL pin is used as VID5 input. |
| 7 | FBRTN | Feedback Return. Error Amp and DAC reference point. |
| 8 | FB | Feedback Input. Inverting input for Error Amp this pin is used for external <br> compensation. This pin can also be used to introduce DC offset voltage to the <br> output. |
| 9 | COMP | Error Amp output. This pin is used for external compensation. <br> 10 <br> PWRGDPower Good output. This is an open-drain output that asserts when the output <br> voltage is within the specified tolerance. It is expected to be pulled up to an external <br> voltage rail. |
| 11 | EN | Enable. Logic signal that enables the controller when logic high. <br> 12 DELAY |
| Soft-start and Current Limit Delay. An external resistor and capacitor sets the <br> softstart ramp rate and the over-current latch off delay. |  |  |
| 13 | RT | Switching Frequency Adjust. This pin adjusts the output PWM switching <br> frequency via an external resistor. |
| 15 | RAMPADJ | PWM Current Ramp Adjust. An external resistor to Vcc will adjust the amplitude of <br> the internal PWM ramp. |
| ILIMIT | Current Limit Adjust. An external resistor sets the current limit threshold for the <br> regulator circuit. This pin is internally pulled low when EN is low or the UVLO circuit <br> is active. It is also used to enable the drivers. |  |

Pin Definitions (continued)

| Pin Number | Pin Name | Pin Function Description |
| :---: | :---: | :--- |
| 16 | CSREF | Current Sense Reference. Non-Inverting input of the current sense amp. Sense <br> point for the output voltage used for OVP and PWRGD. |
| 17 | CSSUM | Current Sense Summing node. Inverting input of the current sense amp. |
| 18 | CSCOMP | Current Sense Compensation node. Output of the current sense amplifier. This <br> pin is used, in conjunction with CSSUM to set the output droop compensation and <br> current loop response. |
| 19 | GND | Ground. Signal ground for the device. <br> $20-23$ <br> SW[4:1]Phase Current Sense/Balance inputs. Phase-to-phase current sense and <br> balancing inputs. Unused phases should be left open. |
| $24-27$ | PWM[4:1] | PWM outputs. CMOS outputs for driving external gate drivers such as the <br> FAN53418 or FAN5009. Unused phases should be grounded. |
| 28 | VCC | Chip Power. Bias supply for the chip. Connect directly to a +12V supply. Bypass <br> with a $1 \mu$ F MLCC capacitor. |

## Absolute Maximum Ratings

Absolute maximum ratings are the values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

| Parameter | Min. | Max. | Units |
| :--- | :---: | :---: | :---: |
| Supply Voltage: VCC to GND | -0.3 | +15 | V |
| Voltage on FBRTN pin | -0.3 | +0.3 | V |
| Voltage on SW1-SW4 (<250ns duration) | -5 | +25 | V |
| Voltage on SW1-SW4 (>=250ns duration) | -0.3 | +15 | V |
| Voltage on RAMPADJ, CSSUM | -0.3 | VCC +0.3 | V |
| Voltage on any other pin | -0.3 | +5.5 | V |

## Thermal Information

| Parameter | Min. | Typ | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Operating Junction Temperature (TJ) | 0 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Soldering Temperature, 10 seconds |  |  | +300 | ${ }^{\circ} \mathrm{C}$ |
| Vapor Phase, 60 seconds |  |  | +215 | ${ }^{\circ} \mathrm{C}$ |
| Infrared, 15 seconds |  |  | +220 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation (PD) @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 2 | W |
| Thermal Resistance $(\Theta \mathrm{JA})^{*}$ |  | 50 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## Recommended Operating Conditions (See Figure 8)

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage VCC | VCC to GND | 10.2 | 12 | 13.8 | V |
| Ambient Operating Temperature |  | 0 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Junction Temperature (TJ) |  | 0 |  | +125 |  |

## Note:

1: $\Theta \mathrm{JA}$ is defined as 1 oz . copper PCB with $1 \mathrm{in}^{2}$ pad.

## Electrical Specifications

( $\mathrm{V} C \mathrm{C}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{FBRTN}=\mathrm{GND}$, using circuit in Figure 1, unless otherwise noted.)
The • denotes specifications which apply over the full operating temperature range.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error Amplifier |  |  |  |  |  |  |  |
| Output Voltage Range | VCOMP |  | - | 0.5 |  | 3.5 | V |
| Accuracy | $\mathrm{V}_{\mathrm{FB}}$ | Relative to DAC Setting, VRM10 <br> referenced to FBRTN, VRM9 <br> CSSUM = CSCOMP,  <br> Test Circuit 3  | $\bullet$ | $\begin{aligned} & \hline-10 \\ & -12 \end{aligned}$ |  | $\begin{aligned} & +10 \\ & +12 \end{aligned}$ | mV |
| Line Regulation | $\Delta \mathrm{V}_{\mathrm{FB}}$ | VCC= 10 V to 14 V |  |  | 0.05 |  | \% |
| Input Bias Current | IfB |  | - | -13 | -15 | -17 | $\mu \mathrm{A}$ |
| FBRTN Current | Ifbrtn |  | $\bullet$ |  | 150 | 180 | $\mu \mathrm{A}$ |
| Output Current | Io(ERR) | FB forced to Vout - 3\% |  | 300 | 500 |  | $\mu \mathrm{A}$ |
| Gain Bandwidth Product | GBW | COMP = FB |  |  | 20 |  | MHz |
| DC Gain |  | Ccomp $=10 \mathrm{pF}$ |  |  | 77 |  | dB |
| VID Inputs |  |  |  |  |  |  |  |
| Input Low Voltage | VIL(VID) | VRM10 VRM9 | $\bullet$ |  |  | $\begin{aligned} & 0.4 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}(\mathrm{VID})}$ | VRM10 VRM9 | $\bullet$ | $\begin{aligned} & 0.8 \\ & 2.0 \end{aligned}$ |  |  | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Current, VID Low | IIL(VID) | $\mathrm{VID}(\mathrm{X})=0 \mathrm{~V}$ | $\bullet$ | -30 | -20 |  | $\mu \mathrm{A}$ |
| Input Current, VID High | IIH(VID) | $\operatorname{VID}(\mathrm{X})=1.25 \mathrm{~V}$ | $\bullet$ | -2 |  | 2 | $\mu \mathrm{A}$ |
| Pull-up Resistance | Rvid | Internal | $\bullet$ | 35 | 60 | 115 | $\mathrm{k} \Omega$ |
| Internal Pull-up Voltage |  | VRM10 VRM9 | $\bullet$ | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{gathered} 1.15 \\ 2.4 \end{gathered}$ | $\begin{gathered} 1.26 \\ 2.6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| VID Transition Delay Time ${ }^{2}$ |  | VID Code Change to FB Change | $\bullet$ | 400 |  |  | ns |
| "No CPU" Detection Turn-off Delay Time ${ }^{2}$ |  | VID Code Change to 11111X to PWM going low | $\bullet$ | 400 |  |  | ns |
| VID Table Select | Vtblsel | To select VRM9 table To select VRM10 table (becomes VID5) | - | 4 |  | 3.5 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Oscillator |  |  |  |  |  |  |  |
| Frequency | fosc |  | $\bullet$ | 200 |  | 4000 | kHz |
| Frequency Variation | fphase | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=250 \mathrm{k} \Omega, 4 \text {-Phase } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=115 \mathrm{k} \Omega, 4 \text {-Phase } \\ & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{T}}=75 \mathrm{k} \Omega, 4 \text {-Phase } \end{aligned}$ | $\bullet$ | 155 | $\begin{aligned} & \hline 200 \\ & 400 \\ & 600 \\ & \hline \end{aligned}$ | 245 | $\begin{aligned} & \hline \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \hline \end{aligned}$ |
| Output Voltage | $V_{\text {RT }}$ | RT $=100 \mathrm{k} \Omega$ to GND | $\bullet$ | 1.9 | 2.0 | 2.1 | V |
| RAMPADJ Pin Accuracy | VRampadJ | $\begin{aligned} & \text { VRAMPADJ }=\text { Vdac }=+2 \mathrm{~K} \cdot(\text { Vin }-\mathrm{Vdac}) / \\ & (\mathrm{Rr}+2 \mathrm{k}) \end{aligned}$ | $\bullet$ | -50 |  | +50 | mV |
| RAMPADJ Input Current | Irampadj | Current into RAMPADJ pin |  | 0 |  | 100 | $\mu \mathrm{A}$ |
| Current Sense Amplifier |  |  |  |  |  |  |  |
| Offset Voltage | Vos(CSA) | CSSUM-CSREF, Test Circuit 1 | $\bullet$ | -1.5 |  | +1.5 | mV |
| Input Bias Current | IBIAS(CSA) |  | - | -50 |  | +50 | nA |
| Gain Bandwidth Product | GBW | COMP = FB |  |  | 10 |  | MHz |

## Notes:

1. All limits at operating temperature extremes are guaranteed by design, characterization and statistical quality control
2. Guaranteed by design - NOT tested in production.

Electrical Specifications (continued)
( $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{FBRTN}=\mathrm{GND}$, using circuit in Figure 1, unless otherwise noted.)
The • denotes specifications which apply over the full operating temperature range.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Gain |  |  |  |  | 77 |  | dB |
| Input Common Mode Range |  | CSSUM and CSREF | $\bullet$ | 0 |  | 3 | V |
| Positioning Accuracy | $\Delta \mathrm{V}_{\mathrm{FB}}$ | COMP = FB, Test Circuit 2 | $\bullet$ | -84 | -80 | -76 | mV |
| Output Voltage Range |  | Icscomp $= \pm 100 \mu \mathrm{~A}$ | - | 0.1 |  | 3.3 | V |
| Output Current | l (CSA) | FB forced to Vout - 3\% Source/Sink |  | 300 | 375 |  | $\mu \mathrm{A}$ |
| Current Balance Circuit |  |  |  |  |  |  |  |
| Input Operating Range | VSW(X)CM |  | $\bullet$ | -600 |  | +200 | mV |
| Input Resistance | Rsw(X) | $\mathrm{SW}(\mathrm{X})=0 \mathrm{~V}$ | $\bullet$ | 20 | 30 | 40 | $k \Omega$ |
| Input Current | Isw(X) | $\mathrm{SW}(\mathrm{X})=0 \mathrm{~V}$ | $\bullet$ | 4 | 7 | 10 | $\mu \mathrm{A}$ |
| Input Current Matching | $\Delta \mathrm{l}$ W(X) | $\mathrm{SW}(\mathrm{X})=0 \mathrm{~V}$ | $\bullet$ | -5 |  | +5 | \% |
| Current Limit Comparator |  |  |  |  |  |  |  |
| ILIMIT Output Voltage Normal Mode In Shutdown | VILIMIT(NM) <br> VILIMIT(SD) | $\begin{aligned} & \text { RILIMIT }=250 \mathrm{k} \Omega \\ & \text { IILIMIT }=-100 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | 2.9 | 3 | $\begin{aligned} & 3.1 \\ & 400 \end{aligned}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ |
| Output Current, Normal Mode | IILIMIT(NM) | RILIMIT $=250 \mathrm{k} \Omega$ |  |  | 12 |  | $\mu \mathrm{A}$ |
| Maximum Output Current |  | VIILIMIT $=3 \mathrm{~V}$ | $\bullet$ | 60 |  |  | $\mu \mathrm{A}$ |
| Current Limit Threshold Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{V}_{\text {cSREF }}-\mathrm{V}_{\text {cscomp }}$ RILIMIT $=250 \mathrm{k}$ / | $\bullet$ | 105 | 125 | 150 | mV |
| Current Limit Setting Ratio |  | VCL/IILIMIT |  |  | 10.4 |  | $\mathrm{mV} / \mu \mathrm{A}$ |
| Latch-off Delay Threshold |  | In Current Limit | $\bullet$ | 1.7 | 1.8 | 1.9 | V |
| Latch-off Delay Time | tdelay | Rdelay $=250 \mathrm{k} \Omega, \mathrm{CdeLAY}=4.7 \mathrm{nF}$ |  |  | 600 |  | $\mu \mathrm{s}$ |
| Soft Start |  |  |  |  |  |  |  |
| Output Current, Soft start Mode | IDELAY(SS) | During Start-up, DELAY < 2.8V | $\bullet$ | 15 | 20 | 25 | $\mu \mathrm{A}$ |
| Soft Start Delay Time | TdeLAY(SS) | $\begin{aligned} & \text { RDELAY }=250 \mathrm{k} \Omega, \text { CDELAY }=4.7 \mathrm{nF}, \\ & \text { VID }=011111(1.475 \mathrm{~V}) \end{aligned}$ |  |  | 400 |  | $\mu \mathrm{s}$ |
| Enable Input |  |  |  |  |  |  |  |
| Input Low Voltage | V IL(EN) |  | $\bullet$ |  |  | 0.4 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}(\mathrm{EN})}$ |  | $\bullet$ | 0.8 |  |  | V |
| Input Current, EN Low | IIL(EN) | $\mathrm{EN}=0 \mathrm{~V}$ | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Input Current, EN High | $\mathrm{IIH}(E N)$ | $\mathrm{EN}=1.25 \mathrm{~V}$ | - |  | 10 | 25 | $\mu \mathrm{A}$ |
| Power Good Comparator |  |  |  |  |  |  |  |
| Under voltage Threshold | VPWRGD(UV) | Relative to DAC Output | - | -325 | -250 | -200 | mV |
| Over voltage Threshold | VPWRGD(OV) | Relative to DAC Output | $\bullet$ | 90 | 150 | 200 | mV |
| Output Low Voltage | Vol(PWRGD) | IPWRGD(SINK) $=4 \mathrm{~mA}$ | $\bullet$ |  | 225 | 400 | mV |

## Notes:

1. All limits at operating temperature extremes are guaranteed by design, characterization and statistical quality control
2. Guaranteed by design - NOT tested in production.

Electrical Specifications (continued)
( $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $\mathrm{FBRTN}=\mathrm{GND}$, using circuit in Figure 1, unless otherwise noted.)
The • denotes specifications which apply over the full operating temperature range.

| Parameter | Symbol | Conditions |  | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Good Delay Time Initial Start Up VID Code Changing VID Code Static |  |  | - | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{aligned} & 250 \\ & 200 \end{aligned}$ | 10 | $\begin{aligned} & \mathrm{ms} \\ & \mu \mathrm{~s} \\ & \mathrm{~ns} \end{aligned}$ |
| Crowbar Trip Point | VCROWbAR | Relative to Nominal DAC Output | - | 90 | 150 | 200 | mV |
| Crowbar Reset Point |  | Relative to FBRTN | - | 450 | 550 | 650 | mV |
| Crowbar Delay Time VID Code Changing VID Code Static | tcrowbar | Over voltage to PWM Going Low | - | 100 | $\begin{aligned} & 250 \\ & 400 \end{aligned}$ | $\begin{aligned} & 500 \\ & 600 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \end{aligned}$ |
| PWM Outputs |  |  |  |  |  |  |  |
| Output Voltage Low | VOL(PWM) | $\operatorname{IPWM}(\mathrm{SINK})=400 \mu \mathrm{~A}$ | - |  | 160 | 500 | mV |
| Output Voltage High | VOH(PWM) | IPWM $($ SOURCE $)=400 \mu \mathrm{~A}$ | $\bullet$ | 4 | 5 | 5.5 | V |
| Input Supply |  |  |  |  |  |  |  |
| DC Supply Current |  | EN = Logic High | $\bullet$ |  | 5 | 10 | mA |
| UVLO Threshold | VuvLo | Vcc Rising (Vcc $=12 \mathrm{~V}$ input) | $\bullet$ | 6.5 | 6.9 | 7.8 | V |
| UVLO Hysteresis |  |  | $\bullet$ | 0.7 |  |  | V |
| UVLO Threshold |  | Falling | - | 5.6 |  | 7.0 |  |

## Notes:

1. All limits at operating temperature extremes are guaranteed by design, characterization and statistical quality control
2. Guaranteed by design - NOT tested in production.

## Internal Block Diagram



## Typical Characteristics



TPC 1. Master Clock Frequency

## Test Circuits



Test Circuit 1. Current Sense Amplifier VOS


Test Circuit 2. Voltage Positioning


TPC 2. Supply Current vs. Master Clock Frequency


Test Circuit 3. Closed Loop Output Voltage Accuracy

## Application Circuit



Figure 1. Typical Application-3-phase, 65A (DC), 74A (Peak) VRD/VRM10 Design

## Bill of Materials

Table 1. FAN5019 VRM/VRD10 Application Bill of Materials for Figure 1

| Ref | Qty | Description | Manufacturer/Number |
| :---: | :---: | :---: | :---: |
| U4 | 1 | VRM10, Multi-Phase Controller | Fairchild FAN5019 |
| U1-3 | 3 | Sync MOSFET Driver, 12V/12V | Fairchild FAN5009 |
| Q1-3 | 3 | N-MOSFET, 30V, 50A, 8m | Fairchild FDD6696 |
| Q4-9 | 6 | N-MOSFET, 30V, 75A, $5 \mathrm{~m} \Omega$ | Fairchild FDD6682 |
| L1-3 | 3 | Inductor, 650nH, 26A, 1.6m | Micrometals T50-8B/90, 5T, 16AWG |
| L4 | 1 | Inductor, $630 \mathrm{nH}, 15 \mathrm{~A}, 1.7 \mathrm{~m} \Omega$ | Inter-Technical AK1418160052A-R63M |
| R1 | 1 | 10Л, 5\% |  |
| $\mathrm{R}_{\mathrm{R}} \mathrm{R}_{\mathrm{DLY}}, \mathrm{R}_{\mathrm{T}}$ | 3 | $301 \mathrm{k} \Omega$, 1\% |  |
| R5 | 1 | 15.0k $\Omega, 1 \%$ |  |
| RPH1-3 | 3 | 100k $\Omega$, 1\% |  |
| RA, Rcs2 | 2 | $24.9 \mathrm{k} \Omega$, 1\% |  |
| RB1 | 1 | 10ת, 1\% |  |
| $\mathrm{R}_{\mathrm{B}}$ | 1 | $1.33 \mathrm{k} \Omega, 1 \%$ |  |
| Rsw1-3 | 3 | $0 \Omega, 5 \%$ |  |
| Rcs1 | 1 | $37.4 \mathrm{k} \Omega, 1 \%$ |  |
| RLIM | 1 | 200k $\Omega$, 1\% |  |
| R19-21 | 3 | 1.5ת, 5\% |  |
| RTH | 1 | NTC Thermistor, $100 \mathrm{k} \Omega$, $5 \%$ | Panasonic ERT-J1V V104J |
| C1-7 | 7 | 1.0 $\mu \mathrm{F}, 25 \mathrm{~V}, 10 \% \mathrm{X7R}$ |  |
| C8-10 | 3 | $0.1 \mu \mathrm{~F}, 50 \mathrm{~V}, 10 \% \mathrm{X7R}$ |  |
| C12-14, Ccs | 4 | 4700pF, 25V, 10\% X7R |  |
| CDLY | 1 | $0.047 \mu \mathrm{~F}, 25 \mathrm{~V}, 10 \% \mathrm{X7R}$ |  |
| $\mathrm{CB}_{\mathrm{B}}$ | 1 | 2200pF, 25V, 10\% X7R |  |
| $\mathrm{CA}_{\text {A }}$ | 1 | 470pF, 50V, 10\% X7R |  |
| CFB | 1 | 100pF, 50V, 5\% NPO |  |
| Cx | 8 | 820رF, 2.5V, $20 \% 7 \mathrm{~m} \Omega$, POLY | Fujitsu FP-2R5RE821M |
| Cz | 22 | 10رF, 6.3V, 20\% X5R |  |
| CIn | 6 | $470 \mu \mathrm{~F}, 16 \mathrm{~V}, 20 \%$, $36 \mathrm{~m} \Omega$, Alum-Elec | Rubycon 16MBZ470M |

## Note:

The design shown in this datasheet should be used as a reference only. Please contact your Fairchild sales representative for the latest information.

Table 2. VRM10 VID Codes

| VID4 | VID3 | VID2 | VID1 | VIDO | VID5 | Vout (nominal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | X | No CPU |
| 0 | 1 | 0 | 1 | 0 | 0 | 0.8375 V |
| 0 | 1 | 0 | 0 | 1 | 1 | 0.8500 V |
| 0 | 1 | 0 | 0 | 1 | 0 | 0.8625 V |
| 0 | 1 | 0 | 0 | 0 | 1 | 0.8750 V |
| 0 | 1 | 0 | 0 | 0 | 0 | 0.8875 V |
| 0 | 0 | 1 | 1 | 1 | 1 | 0.9000 V |
| 0 | 0 | 1 | 1 | 1 | 0 | 0.9125 V |
| 0 | 0 | 1 | 1 | 0 | 1 | 0.9250 V |
| 0 | 0 | 1 | 1 | 0 | 0 | 0.9375 V |
| 0 | 0 | 1 | 0 | 1 | 1 | 0.9500 V |
| 0 | 0 | 1 | 0 | 1 | 0 | 0.9625 V |
| 0 | 0 | 1 | 0 | 0 | 1 | 0.9750 V |
| 0 | 0 | 1 | 0 | 0 | 0 | 0.9875 V |
| 0 | 0 | 0 | 1 | 1 | 1 | 1.0000 V |
| 0 | 0 | 0 | 1 | 1 | 0 | 1.0125 V |
| 0 | 0 | 0 | 1 | 0 | 1 | 1.0250 V |
| 0 | 0 | 0 | 1 | 0 | 0 | 1.0375 V |
| 0 | 0 | 0 | 0 | 1 | 1 | 1.0500 V |
| 0 | 0 | 0 | 0 | 1 | 0 | 1.0625 V |
| 0 | 0 | 0 | 0 | 0 | 1 | 1.0750 V |
| 0 | 0 | 0 | 0 | 0 | 0 | 1.0875 V |
| 1 | 1 | 1 | 1 | 0 | 1 | 1.1000 V |
| 1 | 1 | 1 | 1 | 0 | 0 | 1.1125 V |
| 1 | 1 | 1 | 0 | 1 | 1 | 1.1250 V |
| 1 | 1 | 1 | 0 | 1 | 0 | 1.1375 V |
| 1 | 1 | 1 | 0 | 0 | 1 | 1.1500 V |
| 1 | 1 | 1 | 0 | 0 | 0 | 1.1625 V |
| 1 | 1 | 0 | 1 | 1 | 1 | 1.1750 V |
| 1 | 1 | 0 | 1 | 1 | 0 | 1.1875 V |
| 1 | 1 | 0 | 1 | 0 | 1 | 1.2000 V |
| 1 | 1 | 0 | 1 | 0 | 0 | 1.2125 V |
| 1 | 1 | 0 | 0 | 1 | 1 | 1.2250 V |
| 1 | 1 | 0 | 0 | 1 | 0 | 1.2375 V |
| 1 | 1 | 0 | 0 | 0 | 1 | 1.2500 V |
| 1 | 1 | 0 | 0 | 0 | 0 | 1.2625 V |
| 1 | 0 | 1 | 1 | 1 | 1 | 1.2750 V |
| 1 | 0 | 1 | 1 | 1 | 0 | 1.2875 V |
| 1 | 0 | 1 | 1 | 0 | 1 | 1.3000 V |
| 1 | 0 | 1 | 1 | 0 | 0 | 1.3125 V |
| 1 | 0 | 1 | 0 | 1 | 1 | 1.3250 V |

Table 2. VRM10 VID Codes (continued)

| VID4 | VID3 | VID2 | VID1 | VID0 | VID5 | Vout (nominal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 0 | 1.3375 V |
| 1 | 0 | 1 | 0 | 0 | 1 | 1.3500 V |
| 1 | 0 | 1 | 0 | 0 | 0 | 1.3625 V |
| 1 | 0 | 0 | 1 | 1 | 1 | 1.3750 V |
| 1 | 0 | 0 | 1 | 1 | 0 | 1.3875 V |
| 1 | 0 | 0 | 1 | 0 | 1 | 1.4000 V |
| 1 | 0 | 0 | 1 | 0 | 0 | 1.4125 V |
| 1 | 0 | 0 | 0 | 1 | 1 | 1.4250 V |
| 1 | 0 | 0 | 0 | 1 | 0 | 1.4375 V |
| 1 | 0 | 0 | 0 | 0 | 1 | 1.4500 V |
| 1 | 0 | 0 | 0 | 0 | 0 | 1.4625 V |
| 0 | 1 | 1 | 1 | 1 | 1 | 1.4750 V |
| 0 | 1 | 1 | 1 | 1 | 0 | 1.4875 V |
| 0 | 1 | 1 | 1 | 0 | 1 | 1.5000 V |
| 0 | 1 | 1 | 1 | 0 | 0 | 1.5125 V |
| 0 | 1 | 1 | 0 | 1 | 1 | 1.5250 V |
| 0 | 1 | 1 | 0 | 1 | 0 | 1.5375 V |
| 0 | 1 | 1 | 0 | 0 | 1 | 1.5500 V |
| 0 | 1 | 1 | 0 | 0 | 0 | 1.5625 V |
| 0 | 1 | 0 | 1 | 1 | 1 | 1.5750 V |
| 0 | 1 | 0 | 1 | 1 | 0 | 1.5875 V |
| 0 | 1 | 0 | 1 | 0 | 1 | 1.6000 V |

Table 3. VRM9 VID Codes

| VID4 | VID3 | VID2 | VID1 | VIDO | Vout (nominal) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | No CPU |
| 1 | 1 | 1 | 1 | 0 | 1.100 V |
| 1 | 1 | 1 | 0 | 1 | 1.125 V |
| 1 | 1 | 1 | 0 | 0 | 1.150 V |
| 1 | 1 | 0 | 1 | 1 | 1.175 V |
| 1 | 1 | 0 | 1 | 0 | 1.200 V |
| 1 | 1 | 0 | 0 | 1 | 1.225 V |
| 1 | 1 | 0 | 0 | 0 | 1.250 V |
| 1 | 0 | 1 | 1 | 1 | 1.275 V |
| 1 | 0 | 1 | 1 | 0 | 1.300 V |
| 1 | 0 | 1 | 0 | 1 | 1.325 V |
| 1 | 0 | 1 | 0 | 0 | 1.350 V |
| 1 | 0 | 0 | 1 | 1 | 1.375 V |
| 1 | 0 | 0 | 1 | 0 | 1.400 V |
| 1 | 0 | 0 | 0 | 1 | 1.425 V |
| 1 | 0 | 0 | 0 | 0 | 1.450 V |
| 0 | 1 | 1 | 1 | 1 | 1.475 V |
| 0 | 1 | 1 | 1 | 0 | 1.500 V |
| 0 | 1 | 1 | 0 | 1 | 1.525 V |
| 0 | 1 | 1 | 0 | 0 | 1.550 V |
| 0 | 1 | 0 | 1 | 1 | 1.575 V |
| 0 | 1 | 0 | 1 | 0 | 1.600 V |
| 0 | 1 | 0 | 0 | 1 | 1.625 V |
| 0 | 1 | 0 | 0 | 0 | 1.650 V |
| 0 | 0 | 1 | 1 | 1 | 1.675 V |
| 0 | 0 | 1 | 1 | 0 | 1.700 V |
| 0 | 0 | 1 | 0 | 1 | 1.725 V |
| 0 | 0 | 1 | 0 | 0 | 1.750 V |
| 0 | 0 | 0 | 1 | 1 | 1.775 V |
| 0 | 0 | 0 | 1 | 0 | 1.800 V |
| 0 | 0 | 0 | 0 | 1 | 1.825 V |
| 0 | 0 | 0 | 0 | 0 | 1.850 V |

## General Description

Note: The information in this section is intended to assist the user in their design and understanding of the FAN5019 functionality. For clarity and ease of understanding, device parameters have been included in the text. In the event of discrepancies between values stated in this section and the actual specification tables, the specification tables shall be deemed correct.

## Theory of Operation

The FAN5019 combines a multi-mode, fixed frequency PWM control with multi-phase logic outputs for use in 2, 3 and 4 phase synchronous buck CPU core supply power converters. If VID5 is pulled up to a voltage greater than VTBLSEL, then the DAC code corresponds to VRM9.

Multi-phase operation is important for producing the high currents and low voltages demanded by today's microprocessors. Handling the high currents in a single-phase converter would place high thermal demands on the components in the system such as the inductors and MOSFETs. The internal 6-bit VID DAC conforms to Intel's VRD/VRM 10 specifications.

The multi-mode control of the FAN5019 ensures a stable, high performance topology for:

- Balancing currents and thermals between phases
- High speed response at the lowest possible switching frequency and output decoupling
- Minimizing thermal switching losses due to lower frequency operation
- Tight load line regulation and accuracy
- High current output from having up to 4 phase operation
- Reduced output ripple due to multi-phase cancellation
- PC board layout noise immunity
- Ease of use and design due to independent component selection
- Flexibility in operation for tailoring design to low cost or high performance


## Number of Phases

The number of operational phases and their phase relationship is determined by internal circuitry which monitors the PWM outputs. Normally, the FAN5019 operates as a 4-phase PWM controller. Grounding the PWM4 pin programs three phase operation; grounding the PWM3 and PWM4 pins programs 2-phase operation.

When the FAN5019 is initially enabled, the controller outputs a voltage on PWM3 and PWM4 that is approximately 550 mV . An internal comparator checks each pin's voltage versus a threshold of 400 mV . If the pin is grounded, then it will be below the threshold and the phase will be disabled. The output impedance of the PWM pin is approximately $5 \mathrm{k} \Omega$. Any external pull-down resistance connected to the PWM pin should not be less than $25 \mathrm{k} \Omega$ to ensure proper operation. The phase detection is made prior to starting
normal operation. After this time, if the PWM output was not grounded, then it will operate normally. If the PWM output was grounded, then it will remain off.

The PWM outputs become logic-level output devices once normal operation starts, and are intended for driving external gate drivers. Since each phase is monitored independently, operation approaching $100 \%$ duty cycle is possible. Also, more than one output can be on at a time for overlapping phases.

## Master Clock Frequency

The clock frequency of the FAN5019 is set with an external resistor connected from the RT pin to ground. The frequency follows the graph shown in TPC 1. To determine the frequency per phase, the clock is divided by the number of phases in use. If PWM4 is grounded, then divide the master clock by 3 and if both PWM3 and 4 are grounded, then divide by 2 . If all phases are in use, divide by 4.

## Output Voltage Differential Sensing

The FAN5019 combines differential sensing with a high accuracy VID DAC and reference and a low offset error amplifier to maintain a worst-case specification of $\pm 10 \mathrm{mV}$ differential sensing error with a VID input of 1.600 V over its full operating output voltage and temperature range. The output voltage is sensed between the FB and FBRTN pins. FB should be connected through a resistor to the regulation point, usually the remote sense pin of the microprocessor. FBRTN should be connected directly to the remote sense ground point. The internal VID DAC and precision reference are referenced to FBRTN, which has a typical current of $150 \mu \mathrm{~A}$, to allow accurate remote sensing. The internal error amplifier compares the output of the DAC to the FB pin to regulate the output voltage.

## Output Current Sensing

The FAN5019 provides a dedicated current sense amplifier (CSA) to monitor the total output current for proper voltage positioning versus load current and for current limit detection. Sensing the load current at the output gives the total average current being delivered to the load, which is an inherently more accurate method than peak current detection or sampling the current across a sense element such as the low side MOSFET. This amplifier can be configured several ways depending on the objectives of the system:

- Output inductor DCR sensing without thermistor for lowest cost
- Output inductor DCR sensing with thermistor for improved accuracy with tracking of inductor temperature
- Sense resistors for highest accuracy measurements

The positive input of the CSA is connected to the CSREF pin, which is connected to the output voltage. The inputs to the amplifier are summed together through resistors from the sensing element (such as the switch node side of the output
inductors) to the inverting input, CSSUM. The feedback resistor between CSCOMP and CSSUM sets the gain of the amplifier, and a filter capacitor is placed in parallel with this resistor. The gain of the amplifier is programmable by adjusting the feedback resistor to set the load line required by the microprocessor. The current information is then given as the difference of CSREF -CSCOMP. This difference signal is used internally to offset the VID DAC for voltage positioning and as a differential input for the current limit comparator.

To provide the best accuracy for the sensing of current, the CSA has been designed to have a low offset input voltage. Also, the sensing gain is determined by external resistors so that it can be made extremely accurate and flexible.

## Active Impedance Control Mode

For controlling the output voltage droop as a function of output current, a voltage signal proportional to the total inductor currents is created by the current sense amplifier (CSA). The ratio of this voltage to the output current is determined by external components to allow it to be adjusted to set the required load line. Inside the chip the CSA output voltage is subtracted from the DAC voltage which then is used for the reference to the error amplifier. As the output current increases the reference to the error amp decreases causing the output voltage to decrease accordingly.

## Current Control Mode and Thermal Balance

The FAN5019 has individual inputs for each phase which are used for monitoring the current in each phase. This information is combined with an internal ramp to create a current balancing feedback system that has been optimized for initial current balance accuracy and dynamic thermal balancing during operation. This current balance information is independent of the average output current information used for positioning described previously.

The magnitude of the internal ramp can be set to optimize the transient response of the system. It also monitors the supply voltage for feed-forward control for changes in the supply. A resistor connected from the power input voltage to the RAMPADJ pin determines the slope of the internal PWM ramp. Detailed information about programming the ramp is given in the applications section.

External resistors can be placed in series with individual phases to create an intentional current imbalance if desired, such as when one phase may have better cooling and can support higher currents. Resistors $\mathrm{R}_{\mathrm{SW}}$ through $\mathrm{R}_{\mathrm{SW}} 4$ (see the typical application circuit in Figure 4) can be used for adjusting FET thermal and current balance. Zero ohm placeholder resistors should be provided in the initial layout to allow the phase balance to be adjusted during design fine tuning.

To increase the current in any given phase, make $\mathrm{R}_{\mathrm{SW}}$ for that phase larger (make RSW $=0$ for the hottest phase and do not change during balancing). Increasing Rsw to only $500 \Omega$
will make a substantial increase in phase current. Increase each RSW value by small amounts to achieve balance, starting with the coolest phase first.

## Voltage Control Mode

A high gain-bandwidth voltage mode error amplifier is used for the voltage-mode control loop. The control input voltage to the positive input is set via the VID 6-bit logic code according to the voltages listed in Table 1. This voltage is also offset by the droop voltage for active positioning of the output voltage as a function of current, commonly known as active voltage positioning. The output of the amplifier is the COMP pin, which sets the termination voltage for the internal PWM ramps.

The negative input $\left(\mathrm{F}_{\mathrm{B}}\right)$ is tied to the output sense location with a resistor $R_{B}$ and is used for sensing and controlling the output voltage at this point. A current source from the $\mathrm{F}_{\mathrm{B}}$ pin flowing through $\mathrm{R}_{\mathrm{B}}$ is used for setting the no-load offset voltage from the VID voltage. The no-load voltage will be negative with respect to the VID DAC. The main loop compensation is incorporated in the feedback network between FB and COMP.

## Soft-Start

The power-on ramp up time of the output voltage is set with a capacitor and resistor in parallel from the DELAY pin to ground. The RC time constant also determines the current limit latch off time as explained in the following section. In UVLO or when EN is a logic low, the DELAY pin is held at ground. After the UVLO threshold is reached and EN is a logic high, the DELAY cap is charged up with an internal $20 \mu \mathrm{~A}$ current source. The output voltage follows the ramping voltage on the DELAY pin, limiting the inrush current. The soft-start time depends on the value of VID DAC and CDLY, with a secondary effect from R $\operatorname{DLY}$. Refer to the applications section for detailed information on setting CDLY.

If EN is taken low or VCC drops below UVLO, the DELAY cap is reset to ground to be ready for another soft start cycle. Figure 1 shows a typical start-up sequence for the FAN5019.

## Over Current Limit and Latch-off Protection

The FAN5019 compares a programmable current limit set point to the voltage from the output of the current sense amplifier. The level of current limit is set with the resistor from the ILIMIT pin to ground. During normal operation, the voltage on ILIMIT is 3 V . The current through the external resistor is internally scaled to give a current limit threshold of approximately $10.4 \mathrm{mV} / \mu \mathrm{A}$. If the difference in voltage between CSREF and CSCOMP rises above the current limit threshold, the internal current limit amplifier will control the internal COMP voltage to maintain the average output current at the limit.


Figure 2. Start-Up Waveforms
Circuit of Figure 5
Channel 1 - Vout, Channel 2 - Vcc
Channel 3 - OD, Channel 4 - Delay pin

After the limit is reached, the 3 V pull-up on the DELAY pin is disconnected, and the external delay capacitor is discharged through the external resistor. A comparator monitors the DELAY voltage and shuts off the controller when the voltage drops below 1.8 V . The current limit latch off delay time is therefore set by the RC time constant discharging from 3 V to 1.8 V . The application section discusses the selection of CDLY and RDLY.

Because the controller continues to cycle the phases during the latch-off delay time, if the short is removed before the 1.8 V threshold is reached, the controller will return to normal operation. The recovery characteristic depends on the state of PWRGD. If the output voltage is within the PWRGD window, the controller resumes normal operation. However, if short circuit has caused the output voltage to drop below the PWRGD threshold, then a soft-start cycle is initiated.

The latch-off function can be reset by either cycling VCC to the FAN5019, or by cycling the Enable pin low for a short time. To disable the short circuit latch off function, the external resistor to ground should be left open, and a $1 \mathrm{M} \Omega$ resistor should be connected from VCC to the DELAY pin. This prevents the DELAY capacitor from discharging, so the 1.8 V threshold is never reached. The resistor will have an impact on the soft-start time because the current through it will add to the internal $20 \mu \mathrm{~A}$ current source.

During start-up when the output voltage is below 200 mV , a secondary current limit is active. This is necessary because the voltage swing of CSCOMP cannot go below ground. This secondary current limit controls the internal COMP voltage to the PWM comparators to 2 V . This will limit the voltage drop across the low side MOSFETs through the current balance circuitry.

There is also an inherent per phase current limit that will protect individual phases in the case where one or more phases may stop functioning because of a faulty component. This limit is based on the maximum normal-mode COMP voltage.


Figure 3. Overcurent Latch Off Waveform
Circuit of Figure 5
Channel 1 -Vcc, Channel 2 - Vout
Channel 3 - OD, Channel 4 - Delay pin

## Dynamic VID

The FAN5019 incorporates the ability to dynamically change the VID input while the controller is running. This allows the output voltage to change while the supply is running and supplying current to the load. This is commonly referred to as VID-on-the-fly (OTF). A VID-OTF can occur under either light load or heavy load conditions. The processor signals the controller by changing the VID inputs in multiple steps from the start code to the finish code. This change can be either positive or negative.

When a VID input changes state, the FAN5019 detects the change and ignores the DAC inputs for a minimum of 400 ns . This time is to prevent a false code due to logic skew while the six VID inputs are changing. Additionally, the first VID change initiates the PWRGD and CROWBAR blanking functions for a minimum of $250 \mu \mathrm{~s}$ to prevent a false PWRGD or CROWBAR event. Each VID change will reset the internal timer. Figure 4 shows the VID on-the-fly performance when the output voltage is stepping up and the output current is switching between minimum and maximum values which is the worst-case situation.


Figure 4. VID On-the-Fly Waveforms, Circuit of Figure 5, VID Change $=5 \mathrm{mV}, 5 \mu \mathrm{~s}, 50$ steps, lout Change $=5 \mathrm{~A}$ to 65 A

## Power Good Monitoring

The Power Good comparator monitors the output voltage via the CSREF pin. The PWRGD pin is an open drain output whose high level (when connected to a pull-up resistor) indicates that the output voltage is within the nominal limits specified in the specifications table based on the VID voltage setting. PWRGD will go low if the output voltage is outside of this specified range. PWRGD is blanked during a VID OTF event for a period of $250 \mu$ s to prevent false signals during the time the output is changing.

## Output Crowbar

As part of the protection for the load and output components of the supply, the PWM outputs will be driven low (turning on the low-side MOSFETs) when the output voltage exceeds the upper Power Good threshold. This crowbar action will stop once the output voltage has fallen below the release threshold of approximately 550 mV .

Turning on the low-side MOSFETs pulls down the output voltage as the reverse current builds up in the inductors. If the output overvoltage is due to a short of the high side MOSFET, this action will current limit the input supply or blow its fuse, protecting the microprocessor from destruction.

## Output Enable and UVLO

The input supply (VCC) to the controller must be higher than the UVLO threshold and the EN pin must be higher then its logic threshold for the FAN5019 to begin switching. If UVLO is less than the threshold or the EN pin is a logic low, the FAN5019 is disabled. This holds the PWM outputs at ground, shorts the DELAY capacitor to ground, and holds the ILIMIT pin at ground.

In the application circuit, the ILIMIT pin should be connected to the output disable pins of the FAN5009 drivers. Because ILIMIT is grounded, this disables the drivers such that both DRVH and DRVL are grounded. This feature is important to prevent discharging of the output capacitors when the controller is shut off. If the driver outputs were not disabled, then a negative voltage could be generated on the output due to the high current discharge of the output capacitors through the inductors.

## Application Information

The design parameters for a typical Intel VRD10.x compliant CPU application are as follows:

- Input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)=12 \mathrm{~V}$
- VID setting voltage $\left(\mathrm{V}_{\mathrm{VID}}\right)=1.500 \mathrm{~V}$
- Duty cycle (D) $=0.125$
- Nominal output voltage at no load $\left(\mathrm{V}_{\mathrm{ONL}}\right)=1.480 \mathrm{~V}$
- Nominal output voltage at 65 A load $\left(\mathrm{V}_{\mathrm{OFL}}\right)=1.3955 \mathrm{~V}$
- Static output voltage drop based on a $1.3 \mathrm{~m} \Omega$ load line ( $\mathrm{R}_{\mathrm{O}}$ ) from no load to full load
- $\left(\mathrm{V}_{\mathrm{D}}\right)=\mathrm{V}_{\text {ONL }}-\mathrm{V}_{\text {OFL }}=1.480 \mathrm{~V}-1.3955 \mathrm{~V}=84.5 \mathrm{mV}$
- Maximum Output Current (IO) $=65 \mathrm{~A}$
- Maximum Output Current Step $\left(\Delta \mathrm{I}_{\mathrm{O}}\right)=60 \mathrm{~A}$
- Number of Phases ( n ) $=3$
- Switching frequency per phase ( $\mathrm{f}_{\mathrm{SW}}$ ) $=228 \mathrm{kHz}$


## Setting the Clock Frequency

The FAN5019 uses a fixed-frequency control architecture with the frequency being set by an external timing resistor $\left(\mathrm{R}_{\mathrm{T}}\right)$. The clock frequency and the number of phases determine the switching frequency per phase, which relates directly to switching losses and the sizes of the inductors and input and output capacitors. With $\mathrm{n}=3$ for three phases, a clock frequency of 684 kHz sets the switching frequency of each phase, $\mathrm{f}_{\text {SW }}$, to 228 kHz , which represents a practical trade-off between the switching losses and the sizes of the output filter components. TPC 1 shows that to achieve a 684 kHz oscillator frequency, the correct value for $\mathrm{R}_{\mathrm{T}}$ is $301 \mathrm{k} \Omega$. Alternatively, the value for $\mathrm{R}_{\mathrm{T}}$ can be calculated using:

$$
\begin{equation*}
R_{T}=\frac{1}{\left(n \times f_{S W} \times 5 p F\right)-110 n S} \tag{1}
\end{equation*}
$$

where 5.0 pF and 110 nS are internal IC component values. For good initial accuracy and frequency stability, it is recommended to use a $1 \%$ resistor.

## Soft-Start and Current Limit Latch-Off Delay Times

Because the soft-start and current limit latch off delay functions share the DELAY pin, these two parameters must be considered together. The first step is to set CDLY for the soft-start ramp. This ramp is generated with a $20 \mu \mathrm{~A}$ internal current source. The value of RDLY will have a second order impact on the soft-start time because it sinks part of the current source to ground. However, as long as $\mathrm{R}_{\mathrm{DLY}}$ is kept greater than $200 \mathrm{k} \Omega$, this effect is minor. The value for CDLY can be approximated using:
$C_{D L Y}=\left\{20 \mu A-\frac{V_{V I D}}{2 \times R_{D L Y}}\right\} \times \frac{t_{S S}}{V_{V I D}}$
Where tss is the desired soft-start time. Assuming an RDLY of $301 \mathrm{k} \Omega$ and a desired a soft-start time of 3 ms , CDLY is 35 nF . A close standard value for $\mathrm{C}_{\text {DLY }}$ is 47 nF . Once $\mathrm{C}_{\text {DLY }}$ has been chosen, RDLY can be calculated for the current limit latch-off time using:
$R_{D L Y}=\frac{1.96 \times t_{D E L A Y}}{C_{D L Y}}$

If the result for $\mathrm{R}_{\mathrm{DLY}}$ is less than $200 \mathrm{k} \Omega$, then a smaller softstart time should be considered by recalculating the equation for CDLY or a longer latch-off time should be used. In no case should $\mathrm{R}_{\mathrm{DLY}}$ be less than $200 \mathrm{k} \Omega$. In this example, a delay time of 8 ms gives $\mathrm{R}_{\mathrm{DLY}}=334 \mathrm{k} \Omega$. A close standard $1 \%$ value is $301 \mathrm{k} \Omega$.

## Inductor Selection

The choice of inductance value for the inductor determines the ripple current in the inductor. Less inductance leads to more ripple current, which increases the output ripple voltage and conduction losses in the MOSFETs, but allows using smaller-size inductors and, for a specified peak-to-peak transient deviation, less total output capacitance. Conversely, a higher inductance means lower ripple current and reduced conduction losses, but requires larger-size inductors and more output capacitance for the same peak-to-peak transient deviation. In any multi-phase converter, a practical value for the peak-to-peak inductor ripple current is less than $50 \%$ of the maximum DC current in the same inductor. Equation 4 shows the relationship between the inductance, oscillator frequency, and peak-to-peak ripple current in the inductor. Equation 5 can be used to determine the minimum inductance based on a given output ripple voltage:

$$
\begin{align*}
& I_{R}=\frac{V_{O} \times(1-D)}{f_{S W} \times L}  \tag{4}\\
& L \geq \frac{V_{V I D} \times R_{O} \times(1-(n \times D))}{f_{S W} \times V_{\text {RIPPLE }}} \tag{5}
\end{align*}
$$

Solving Equation 5 for a $10 \mathrm{mV}_{\mathrm{p} \text {-p }}$ output ripple voltage yields:

$$
L \geq \frac{1.5 \mathrm{~V} \times 1.3 \mathrm{~m} \Omega \times(1-0.375)}{228 \mathrm{kHz} \times 10 \mathrm{mV}}=534 \mathrm{nH}
$$

If the ripple voltage ends up less than that designed for, the inductor can be made smaller until the ripple value is met. This will allow optimal transient response and minimum output decoupling.

The smallest possible inductor should be used to minimize the number of output capacitors. Choosing a 650 nH inductor is a good choice for a starting point and gives a calculated ripple current of 8.86 A . The inductor should not saturate at the peak current of 26.1 A and should be able to handle the sum of the power dissipation caused by the average current of 21.7 A in the winding and core loss.

Another important factor in the inductor design is the DC Resistance (DCR), which is used for measuring the phase currents. A large DCR will cause excessive power losses, while too small a value will lead to increased measurement error. A good rule of thumb is to have the DCR be about 1 to $11 / 2$ times the droop resistance ( $\mathrm{R}_{\mathrm{O}}$ ). For our example, we are using an inductor with a DCR of $1.6 \mathrm{~m} \Omega$.

## Designing an Inductor

Once the inductance and DCR are known, the next step is either to design an inductor or find a standard inductor that comes as close as possible to meeting the overall design goals. It is also important to have the inductance and DCR tolerance specified to keep the accuracy of the system controlled. Using $15 \%$ for the inductance and $8 \%$ for the DCR (at room temperature) are reasonable tolerances that most manufacturers can meet.

The first decision in designing the inductor is to choose the core material. There are several possibilities for providing low core loss at high frequencies. Two examples are the powder cores (e.g., Kool-Mm ${ }^{\circledR}$ from Magnetics, Inc. or Micrometals) and the gapped soft ferrite cores (e.g., 3F3 or 3F4 from Philips). Low frequency powdered iron cores should be avoided due to their high core loss, especially when the inductor value is relatively low and the ripple current is high.

The best choice for a core geometry is a closed-loop types, such as pot cores, $\mathrm{PQ}, \mathrm{U}$, and E cores, or toroids. A good compromise between price and performance are cores with a toroidal shape.

There are many useful references for quickly designing a power inductor, such as:

## Magnetics Design References

1. Magnetic Designer Software Intusoft (www.intusoft.com)
2. Designing Magnetic Components for High-Frequency DC-DC Converters, by William T. McLyman, Kg Magnetics, Inc. ISBN 1883107008

## Selecting a Standard Inductor

The companies listed below can provide design consultation and deliver power inductors optimized for high power applications upon request.

## Power Inductor Manufacturers

- Coilcraft
(847)639-6400
www.coilcraft.com
- Coiltronics
(561)752-5000
www.coiltronics.com
- Sumida Electric Company
(510) 668-0660
www.sumida.com
- Vishay Intertechnology
(402) 563-6866
www.vishay.com


## Output Droop Resistance

The design requires that the regulator output voltage measured at the CPU pins drops when the output current increases. The specified voltage drop corresponds to a DC output resistance ( $\mathrm{RO}_{\mathrm{O}}$ ).

The output current is measured by summing together the voltage across each inductor and then passing the signal through a low-pass filter. This summer-filter is the CS amplifier configured with resistors $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ (summers), and $\mathrm{R}_{\mathrm{CS}}$ and $\mathrm{C}_{\mathrm{CS}}$ (filter). The output resistance of the regulator is set by the following equations, where $\mathrm{R}_{\mathrm{L}}$ is the DCR of the output inductors:

$$
\begin{align*}
& R_{O}=\frac{R_{C S}}{R_{P H(X)}} \times R_{L}  \tag{6}\\
& C_{C S}=\frac{L}{R_{L} \times R_{C S}} \tag{7}
\end{align*}
$$

One has the flexibility of choosing either $\mathrm{R}_{\mathrm{CS}}$ or $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$. It is best to select $\mathrm{R}_{\mathrm{CS}}$ equal to $100 \mathrm{k} \Omega$, and then solve for $\mathrm{R}_{\mathrm{PH}(\mathrm{X})}$ by rearranging Equation 6.

$$
\begin{aligned}
& R_{P H(X)}=\frac{R_{L}}{R_{O}} \times R_{C S} \\
& R_{P H(X)}=\frac{1.6 \mathrm{~m} \Omega}{1.3 \mathrm{~m} \Omega} \times 100 \mathrm{k} \Omega=123 \mathrm{k} \Omega
\end{aligned}
$$

Next, use Equation 7 to solve for CCS:

$$
C_{C S}=\frac{650 \mathrm{nH}}{1.6 \mathrm{~m} \Omega \times 100 \mathrm{k} \Omega}=4.06 \mathrm{nF}
$$

It is best to have a dual location for $\mathrm{C}_{\mathrm{CS}}$ in the layout so standard values can be used in parallel to get as close to the value desired. For this example, choosing C CS to be 4.7 nF is a good choice. For best accuracy, CCS should be a 5\% or $10 \%$ NPO capacitor. A close standard $1 \%$ value for $\operatorname{RPH}(\mathrm{X})$ is $100 \mathrm{k} \Omega$.

## Inductor DCR Temperature Correction

With the inductor's DCR being used as the sense element, and copper wire being the source of the DCR, one needs to compensate for temperature changes of the inductor's winding. Fortunately, copper has a well-known temperature coefficient (TC) of $0.39 \% /{ }^{\circ} \mathrm{C}$.

If RCS is designed to have an opposite and equal percentage change in resistance to that of the wire, it will cancel the temperature variation of the inductor's DCR. Due to the nonlinear nature of NTC thermistors, resistors $\mathrm{R}_{\mathrm{CS} 1}$ and $\mathrm{R}_{\mathrm{CS} 2}$ are needed (see Figure 5) to linearize the NTC and produce the desired temperature tracking.


Figure 5. Temperature Compensation Circuit
The following procedure and expressions will yield values to use for $\mathrm{R}_{\mathrm{CS} 1}, \mathrm{R}_{\mathrm{CS} 2}$, and $\mathrm{R}_{\mathrm{TH}}$ (the thermistor value at $25^{\circ} \mathrm{C}$ ) for a given $\mathrm{R}_{\mathrm{CS}}$ value.

1. Select an NTC to be used based on type and value. Since we do not have a value yet, start with a thermistor with a value close to RCs. The NTC should also have an initial tolerance of better than $5 \%$.
2. Based on the type of NTC, find its relative resistance value at two temperatures. The temperatures to use that work well are $50^{\circ} \mathrm{C}$ and $90^{\circ} \mathrm{C}$. We will call these resistance values $\mathrm{A}\left(\mathrm{A}\right.$ is $\mathrm{R}_{\mathrm{TH}}\left(50^{\circ} \mathrm{C}\right) / \mathrm{R}_{\mathrm{TH}\left(25^{\circ} \mathrm{C}\right)}$ ) and $\mathrm{B}(\mathrm{B}$ is
 is always 1 at $25^{\circ} \mathrm{C}$.
3. Next, find the relative value of $\mathrm{R}_{\mathrm{CS}}$ required for each of these temperatures. This is based on the percentage change needed, which we will initially make $0.39 \% /{ }^{\circ} \mathrm{C}$. We will call these $r_{1}$ and $r_{2}$ where:

$$
\begin{aligned}
& r_{1}=\frac{1}{\left(1+T C \times\left(T_{1}-25\right)\right)} \\
& r_{2}=\frac{1}{\left(1+T C \times\left(T_{2}-25\right)\right)}
\end{aligned}
$$

4. Compute the relative values for $\mathrm{R}_{\mathrm{CS} 1}, \mathrm{R}_{\mathrm{CS} 2}$, and $\mathrm{R}_{\mathrm{TH}}$ using:
$r_{C S 2}=\frac{(A-B) \times r_{1} \times r_{2}-A \times(1-B) \times r_{2}+B \times(1-A) \times r_{1}}{A \times(1-B) \times r_{1}-B \times(1-A) \times r_{2}-(A-B)}$
$r_{C S 1}=\frac{(1-A)}{\frac{1}{1-r_{C S 2}}-\frac{A}{r_{1}-r_{C S 2}}}$
$r_{T H}=\frac{1}{\frac{1}{1-r_{C S 2}}-\frac{1}{r_{C S} 1}}$
5. Calculate $\mathrm{R}_{\mathrm{TH}}=\mathrm{r}_{\mathrm{TH}} \times \mathrm{R}_{\mathrm{CS}}$, then select the closest value of thermistor available. Also compute a scaling factor k based on the ratio of the actual thermistor value used relative to the computed one:

$$
\begin{equation*}
k=\frac{R_{T H(A C T U A L)}}{R_{T H(C A L C U L A T E D)}} \tag{9}
\end{equation*}
$$

6. Finally, calculate values for $\mathrm{R}_{\mathrm{CS}} 1$ and $\mathrm{R}_{\mathrm{CS}} 2$ using the following:

$$
\begin{align*}
& R_{C S 1}=R_{C S} \times k \times r_{C S 1}  \tag{10}\\
& R_{C S 2}=R_{C S} \times\left((1-k)+\left(k \times r_{C S 2}\right)\right)
\end{align*}
$$

For this example, $\mathrm{R}_{\mathrm{CS}}$ has been chosen to be $100 \mathrm{k} \Omega$, so we start with a thermistor value of $100 \mathrm{k} \Omega$. Looking through available 0603 size thermistors, we find a Panasonic ERT-J1VV104J NTC thermistor with A $=0.2954$ and $\mathrm{B}=0.05684$. From these we compute $\mathrm{R}_{\mathrm{CS} 1}=0.3304$, $\mathrm{R}_{\mathrm{CS} 2}=0.7426$ and $\mathrm{R}_{\mathrm{TH}}=1.165$. Solving for $\mathrm{R}_{\mathrm{TH}}$ yields $116.5 \mathrm{k} \Omega$, so we choose $100 \mathrm{k} \Omega$, making $\mathrm{k}=0.8585$. Finally, we find $\mathrm{R}_{\mathrm{CS} 1}$ and $\mathrm{R}_{\mathrm{CS} 2}$ to be $28.4 \mathrm{k} \Omega$ and $77.9 \mathrm{k} \Omega$. Choosing the closest $1 \%$ resistor values yields a choice of $35.7 \mathrm{k} \Omega$ and $73.2 \mathrm{k} \Omega$.

## Output Offset

Intel's specification requires that at no load the nominal output voltage of the regulator be offset to a lower value than the nominal voltage corresponding to the VID code. The offset is set by a constant current source flowing out of the FB pin (IFB) and flowing through RB. The value of RB can be found using Equation 11:
$R_{B}=\frac{V_{V I D}-V_{O N L}}{I_{F B}}$
$R_{B}=\frac{1.5 \mathrm{~V}-1.480 \mathrm{~V}}{15 \mu \mathrm{~A}}=1.33 \mathrm{k} \Omega$
To meet the conditions of these expressions and transient response, the ESR of the bulk capacitor bank ( RX ) should be less than two times the droop resistance, Ro. If the $\mathrm{C}_{\mathrm{X}}$ (MIN) is larger than $\mathrm{CX}_{(\text {MAX }}$ ), the system will not meet the VID on-the-fly specification and may require the use of a smaller inductor or more phases (and may have to increase the switching frequency to keep the output ripple the same).

For our example, $2210 \mu \mathrm{~F} 1206$ MLC capacitors $\left(\mathrm{C}_{\mathrm{Z}}=220 \mu \mathrm{~F}\right)$ were used. The VID on-the-fly step change is 250 mV in $150 \mu \mathrm{~s}$ with a setting error of 2.5 mV . Solving for the bulk capacitance yields:

The closest standard $1 \%$ resistor value is $1.33 \mathrm{k} \Omega$.
$C_{X(M A X)} \leq \frac{650 \mathrm{nH} \times 250 \mathrm{mV}}{3 \times 4.6^{2} \times(1.3 \mathrm{~m} \Omega)^{2} \times 1.5 \mathrm{~V}} \times\left(\sqrt{1+\left(\frac{150 \mu s \times 1.5 V \times 3 \times 4.6 \times 1.3 \mathrm{~m} \Omega}{250 \mathrm{mV} \times 650 \mathrm{nH}}\right)^{2}}-1\right)-220 \mu F=23.9 \mathrm{mF}$
$C_{X(M I N)} \geq\left(\frac{650 \mathrm{nH} \times 60 \mathrm{~A}}{3 \times 1.3 \mathrm{~m} \Omega \times 1.5 \mathrm{~V}}-220 \mu \mathrm{~F}\right)=6.45 \mathrm{mF}$
where $\mathrm{K}=4.6$

Using eight $820 \mu \mathrm{~F}$ A1-Polys with a typical ESR of $8 \mathrm{~m} \Omega$, each yields $\mathrm{CX}=6.56 \mu \mathrm{~F}$ with an $\mathrm{RX}=1.0 \mathrm{~m} \Omega$. One last check should be made to ensure that the ESL of the bulk capacitors (LX) is low enough to limit the initial highfrequency transient spike. This can be tested using:

$$
\begin{equation*}
L_{X} \leq C_{Z} \times R_{o}^{2} \tag{14}
\end{equation*}
$$

$L_{X} \leq 220 \mu F \times(1.3 m \Omega)^{2}=372 \mathrm{pH}$
In this example, $\mathrm{LX}_{\mathrm{X}}$ is 375 pH for the eight A1-Poly capacitors, which satisfies this limitation. If the $L_{X}$ of the chosen bulk capacitor bank is too large, the number of MLC capacitors must be increased. One should note for this multi-mode control technique, "all-ceramic" designs can be used as long as the conditions of Equations 11, 12 and 13 are satisfied.

## Power MOSFETs

For this example, the N -channel power MOSFETs have been selected for one high-side switch and two low-side switches per phase. The main selection parameters for the power MOSFETs are $\mathrm{V}_{\mathrm{GS}}(\mathrm{TH}), \mathrm{Q}_{\mathrm{G}}, \mathrm{C}_{\text {ISS }}, \mathrm{C}_{\text {RSS }}$ and $\mathrm{RDS}_{\mathrm{D}(\mathrm{ON})}$. The minimum gate drive voltage (the supply voltage to the FAN5009) dictates whether standard threshold or logic-level threshold MOSFETs must be used. With $\mathrm{V}_{\mathrm{GATE}} \sim 10 \mathrm{~V}$, logic-level threshold MOSFETs $\left(\mathrm{V}_{\mathrm{GS}(\mathrm{TH})}<2.5 \mathrm{~V}\right)$ are recommended. The maximum output current Io determines the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ requirement for the low-side (synchronous) MOSFETs. With the FAN5019, currents are balanced between phases, thus the current in each low-side MOSFET is the output current divided by the total number of MOSFETs (nsF). With conduction losses being dominant, the following expression shows the total power being dissipated in each synchronous MOSFET in terms of the ripple current per phase ( $\mathrm{I}_{\mathrm{R}}$ ) and average total output current ( IO ):
$P_{S F}=(1-D) \times\left[\left(\frac{I_{O}}{n_{S F}}\right)^{2}+\frac{1}{12} \times\left(\frac{n \times I_{R}}{n_{S F}}\right)^{2}\right] \times R_{D S(S F)}$
Knowing the maximum output current being designed for and the maximum allowed power dissipation, one can find the required $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for the MOSFET. For D-PAK MOSFETs up to an ambient temperature of $50^{\circ} \mathrm{C}$, a safe limit for $\mathrm{P}_{\mathrm{SF}}$ is $1 \mathrm{~W}-1.5 \mathrm{~W}$ at $125^{\circ} \mathrm{C}$ junction temperature. Thus, for our example ( 65 A maximum), we find $\mathrm{R}_{\mathrm{DS}}(\mathrm{SF})$
(per MOSFET) $<8.7 \mathrm{~m} \Omega$. This $\mathrm{R}_{\mathrm{DS}(\mathrm{SF})}$ is also at a junction temperature of about $125^{\circ} \mathrm{C}$, so we need to make sure we account for this when making this selection. For our example, we selected two lower side MOSFETs at $8.6 \mathrm{~m} \Omega$ each at room temperature, which gives $8.4 \mathrm{~m} \Omega$ at high temperature.

Another important factor for the synchronous MOSFET is the input capacitance and feedback capacitance. The ratio of the feedback to input needs to be small (less than $10 \%$ is recommended), to prevent accidental turn-on of the synchronous MOSFETs when the switch node goes high.

Also, the time to switch the synchronous MOSFETs off should not exceed the non-overlap dead time of the MOSFET driver (40ns typical for the FAN5009). The output impedance of the driver is about $2 \Omega$ and the typical MOSFET input gate resistances are about $1 \Omega-2 \Omega$, so a total gate capacitance of less than 6000 pF should be adhered to. Since there are two MOSFETs in parallel, we should limit the input capacitance for each synchronous MOSFET to 3000 pF .

The high-side (main) MOSFET has to be able to handle two main power dissipation components; conduction and switching losses. The switching loss is related to the amount of time it takes for the main MOSFET to turn on and off, and to the current and voltage that are being switched. Basing the switching speed on the rise and fall time of the gate driver impedance and MOSFET input capacitance, the following expression provides an approximate value for the switching loss per main MOSFET, where nMF is the total number of main MOSFETs:
$P_{S(M F)}=2 \times f_{S W} \times \frac{V_{C C} \times I_{O}}{n_{M F}} \times R_{G} \times \frac{n_{M F}}{n} \times C_{I S S}$

Here, $\mathrm{R}_{\mathrm{G}}$ is the total gate resistance ( $2 \Omega$ for the FAN5009 and about $1 \Omega$ for typical high speed switching MOSFETs, making $\mathrm{R}_{\mathrm{G}}=3 \Omega$ ) and CISS is the input capacitance of the main MOSFET. It is interesting to note that adding more main MOSFETs (nMF) does not really help the switching loss per MOSFET since the additional gate capacitance slows down switching. The best way to reduce switching loss is to use lower gate capacitance devices.

The conduction loss of the main MOSFET is given by the following, where $\mathrm{R}_{\mathrm{DS}(\mathrm{MF})}$ is the ON-resistance of the MOSFET:
$P_{C(M F)}=D \times\left[\left(\frac{I_{O}}{n_{M F}}\right)^{2}+\frac{1}{12} \times\left(\frac{n \times I_{R}}{n_{M F}}\right)^{2}\right] \times R_{D S(M F)}$

Typically, for main MOSFETs, one wants the highest speed (low CISS) device, but these usually have higher ON-resistance. One must select a device that meets the total power dissipation (about 1.5 W for a single D-PAK) when combining the switching and conduction losses.

For our example, we have selected a Fairchild FD6696 as the main MOSFET (three total; $\mathrm{n}_{\mathrm{MF}}=3$ ), with a $\mathrm{C}_{\text {iss }}=2058 \mathrm{pF}$ (max) and $\mathrm{R}_{\mathrm{DS}(\mathrm{MF})}=15 \mathrm{~m}\left(\max\right.$ at $\left.\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}\right)$ and an Fairchild FDD6682 as the synchronous MOSFET (six total; $\mathrm{n}_{\mathrm{SF}}=6$ ), with $\mathrm{C}_{\mathrm{iss}}=2880 \mathrm{pF}(\max )$ and $\mathrm{R}_{\mathrm{DS}(\mathrm{SF})}=11.9 \mathrm{~m} \Omega$ (max at $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ ). The synchronous MOSFET $\mathrm{C}_{\text {iss }}$ is less than 3000 pF , satisfying that requirement. Solving for the power dissipation per MOSFET at $\mathrm{IO}=65 \mathrm{~A}$ and $\mathrm{I}_{\mathrm{R}}=8.86 \mathrm{~A}$ yields 1.24 W for each synchronous MOSFET and 1.62 W for each main MOSFET. These numbers work well considering there is usually more PCB area available for each main MOSFET versus each synchronous MOSFET.

One last thing to look at is the power dissipation in the driver for each phase. This is best described in terms of the $\mathrm{Q}_{\mathrm{G}}$ for the MOSFETs and is given by the following, where $\mathrm{QGMF}_{\mathrm{GMF}}$ is the total gate charge for each main MOSFET and $Q_{G S F}$ is the total gate charge for each synchronous MOSFET:
$P_{D R V}=\left[\frac{f_{S W}}{2 \times n} \times\left(n_{M F} \times Q_{G M F}+n_{S F} \times Q_{G S F}\right)+I_{C C}\right] \times V_{C C}$

Also shown is the standby dissipation factor (ICC times the $\mathrm{V}_{\mathrm{CC}}$ ) for the driver. For the FAN5009, the maximum dissipation should be less than 400 mW . For our example, with $\mathrm{I}_{\mathrm{CC}}=7 \mathrm{~mA}, \mathrm{Q}_{\mathrm{GMF}}=24 \mathrm{nC}(\max )$ and $\mathrm{Q}_{\mathrm{GSF}}=31 \mathrm{nC}(\max )$, we find 202 mW in each driver, which is below the 400 mW dissipation limit. See the FAN5009 data sheet for more details.

## Ramp Resistor Selection

The ramp resistor $\left(\mathrm{R}_{\mathrm{R}}\right)$ is used for setting the size of the internal PWM ramp. The value of this resistor is chosen to provide the best combination of thermal balance, stability, and transient response. The following expression is used for determining the optimum value:
$R_{R}=\frac{A_{R} \times L}{3 \times A_{D} \times R_{D S} \times C_{R}}$
$R_{R}=\frac{0.2 \times 650 \mathrm{nH}}{3 \times 5 \times 5.95 \mathrm{~m} \Omega \times 5 \mathrm{pF}}=291 \mathrm{k} \Omega$
where $A_{R}$ is the internal ramp amplifier gain, $A_{D}$ is the current balancing amplifier gain, $\mathrm{R}_{\mathrm{DS}}$ is the total low-side MOSFET ON-resistance, and $C_{R}$ is the internal ramp capacitor value. A close standard $1 \%$ resistor value is $301 \mathrm{k} \Omega$.

The internal ramp voltage magnitude can be calculated using:
$V_{R}=\frac{A_{R} \times(1-D) \times V_{V I D}}{R_{R} \times C_{R} \times f_{S W}}$
$V_{R}=\frac{0.2 \times(1-0.125) \times 1.5 \mathrm{~V}}{301 \mathrm{k} \Omega \times 5 \mathrm{pF} \times 228 \mathrm{kHz}}=0.765 \mathrm{~V}$
The size of the internal ramp can be made larger or smaller. If it is made larger, stability and transient response will improve, but thermal balance will degrade. Likewise, if the ramp is made smaller, thermal balance will improve at the sacrifice of transient response and stability. The factor of three in the denominator of equation 19 sets a ramp size that gives an optimal balance for good stability, transient response, and thermal balance.

## COMP Pin Ramp

There is a ramp signal on the COMP pin due to the droop voltage and output voltage ramps. This ramp amplitude adds to the internal ramp to produce the following overall ramp signal at the PWM input.
$V_{R T}=\frac{V_{R}}{\left(1-\frac{2 \times(1-n \times D)}{n \times f_{S W} \times C_{X} \times R_{O}}\right)}$
For this example, the overall ramp signal is found to be 0.974 V .

## Current Limit Set Point

To select the current limit set point, we need to find the resistor value for RLIM. The current limit threshold for the FAN5019 is set with a 3 V source ( $\mathrm{V}_{\text {LIM }}$ ) across $\mathrm{R}_{\text {LIM }}$ with a gain of $10.4 \mathrm{mV} / \mathrm{mA}$ (ALIM). RLIM can be found using the following:
$R_{L I M}=\frac{A_{L I M} \times V_{L I M}}{I_{L I M} \times R_{O}}$
For values of RLIM greater than $500 \mathrm{k} \Omega$, the current limit may be lower than expected, so some adjustment of RLIM may be needed. Here, ILIm is the average current limit for the output of the supply. For our example, choosing 120A for ILIM, we find $R_{\text {LIM }}$ to be $200 \mathrm{k} \Omega$, for which we chose $200 \mathrm{k} \Omega$ as the nearest $1 \%$ value.

The per phase current limit described earlier has its limit determined by the following:
$I_{P H L I M} \cong \frac{V_{\text {COMP }(\text { MAX })}-V_{R}-V_{B I A S}}{A_{D} \times R_{D S(M A X)}}-\frac{I_{R}}{2}$
For the FAN5019, the maximum COMP voltage ( $\mathrm{V}_{\text {COMP }}(\mathrm{MAX})$ ) is 3.3 V , the COMP pin bias voltage (VBIAS) is 1.2 V , and the current balancing amplifier gain $\left(\mathrm{A}_{\mathrm{D}}\right)$ is 5 . Using $\mathrm{V}_{\mathrm{R}}$ of 0.765 V , and $\mathrm{R}_{\mathrm{DS}(\mathrm{MAX})}$ of $5.95 \mathrm{~m} \Omega$ (low-side ON-resistance at $125^{\circ} \mathrm{C}$ ), we find a per-phase limit of 40.44 A .

This limit can be adjusted by changing the ramp voltage $\mathrm{V}_{\mathrm{R}}$. But make sure not to set the per-phase limit lower than the average per-phase current (ILIM/n).

There is also a per phase initial duty cycle limit determined by:
$D_{M A X}=D \times \frac{V_{C O M P(M A X)}-V_{B I A S}}{V_{R T}}$
For this example, the maximum duty cycle is found to be 0.2696 .

## Feedback Loop Compensation Design

Optimized compensation of the FAN5019 allows the best possible response of the regulator's output to a load change. The basis for determining the optimum compensation is to make the regulator and output decoupling appear as an output impedance that is entirely resistive over the widest possible frequency range, including DC , and equal to the droop resistance ( $\mathrm{R}_{\mathrm{O}}$ ). With the resistive output impedance, the output voltage will droop in proportion with the load current at any load current slew rate; this ensures the optimal positioning and allows the minimization of the output decoupling.

With the multimode feedback structure of the FAN5019, one needs to set the feedback compensation to make the converter's output impedance work in conjunction with the output decoupling to meet this goal. There are several poles and zeros created by the output inductor and decoupling capacitors (output filter) that need to be compensated for.

A type-III compensator on the voltage feedback is adequate for proper compensation of the output filter. The expressions given in Equations 25-29 are intended to yield an optimal starting point for the design; some adjustments may be necessary to account for PCB and component parasitic effects (see the Tuning Procedure for the FAN5019 section).

The first step is to compute the time constants for all of the poles and zeros in the system:
$T_{B}=(1.0 m \Omega+0.6 m \Omega-1.3 m \Omega) \times 6.56 m F=1.97 \mu s$
$T_{C}=\frac{V_{R T} \times\left(L-\frac{A_{D} \times R_{D S}}{2 \times f_{S W}}\right)}{V_{V I D} \times R_{E}}$
$T_{C}=\frac{0.974 \mathrm{~V} \times\left(650 \mathrm{nH}-\frac{5 \times 6.95 \mathrm{~m} \Omega}{2 \times 228 \mathrm{kHz}}\right)}{1.5 \mathrm{~V} \times 55.3 \mathrm{~m} \Omega}=6.86 \mu \mathrm{~s}$
$T_{D}=\frac{C_{X} \times C_{Z} \times R_{O}^{2}}{C_{X} \times\left(R_{O}-R^{\prime}\right)+C_{Z} \times R_{O}}$
$T_{D}=\frac{6.56 \mathrm{mF} \times 220 \mu F \times(1.3 \mathrm{~m} \Omega)^{2}}{6.56 \mathrm{mF} \times(1.3 \mathrm{~m} \Omega-0.6 \mathrm{~m} \Omega)+220 \mu F \times 1.3 \mathrm{~m} \Omega}=500 \mathrm{~ns}$
where, for the FAN5019, R' is the PCB resistance from the bulk capacitors to the ceramics and where $\mathrm{R}_{\mathrm{DS}}$ is approximately the total low-side MOSFET ON resistance per phase at $25^{\circ} \mathrm{C}$. For this example, $\mathrm{A}_{\mathrm{D}}$ is $5, \mathrm{~V}_{\mathrm{RT}}$ equals 0.974 V , $\mathrm{R}^{\prime}$ is approximately $0.6 \mathrm{~m} \Omega$ (assuming a 4-layer motherboard) and $\mathrm{LX}_{\mathrm{X}}$ is 375 pH for the eight Al-Poly capacitors.

The compensation values can then be solved for using the following:

$$
\begin{align*}
& C_{A}=\frac{n \times R_{O} \times T_{A}}{R_{E} \times R_{B}}  \tag{30}\\
& C_{A}=\frac{3 \times 1.3 \mathrm{~m} \Omega \times 4.79 \mu \mathrm{~s}}{55.3 \mathrm{~m} \Omega \times 1.33 \mathrm{k} \Omega}=253 \mathrm{pF} \\
& R_{A}=\frac{T_{C}}{C_{A}}=\frac{6.86 \mu \mathrm{~s}}{253 \mathrm{pF}}=27.1 \mathrm{k} \Omega  \tag{31}\\
& C_{B}=\frac{T_{B}}{R_{B}}=\frac{1.97 \mu \mathrm{~s}}{1.33 \mathrm{k} \Omega}=1.48 \mathrm{nF}  \tag{32}\\
& C_{F B}=\frac{T_{D}}{R_{A}}=\frac{500 \mathrm{~ns}}{27.1 \mathrm{k} \Omega}=18.5 \mathrm{pF} \tag{33}
\end{align*}
$$

$$
\begin{equation*}
R_{E}=n \times R_{O}+A_{D} \times R_{D S}+\frac{R_{L} \times V_{R T}}{V_{V I D}}+\frac{2 \times L \times(1-n \times D) \times V_{R T}}{n \times C_{X} \times R_{O} \times V_{V I D}} \tag{25}
\end{equation*}
$$

$R_{E}=3 \times 1.3 \mathrm{~m} \Omega+5 \times 5.95 \mathrm{~m} \Omega+\frac{1.6 \mathrm{~m} \Omega \times 0.974 \mathrm{~V}}{1.5 \mathrm{~V}}+\frac{2 \times 650 \mathrm{nH} \times(1-0.375) \times 0.974 \mathrm{~V}}{3 \times 6.56 \mathrm{mF} \times 1.3 \mathrm{~m} \Omega \times 1.5 \mathrm{~V}}=55.3 \mathrm{~m} \Omega$
$T_{A}=C_{X} \times\left(R_{O}-R^{\prime}\right)+\frac{L_{X}}{R_{O}} \times \frac{R_{O}-R^{\prime}}{R_{X}}$
$T_{A}=6.56 m F \times(1.3 m \Omega-0.6 m \Omega)+\frac{375 p H}{1.3 m \Omega} \times \frac{1.3 m \Omega-0.6 m \Omega}{1.0 m \Omega}=4.79 \mu s$
$T_{B}=\left(R_{X}+R^{\prime}-R_{O}\right) \times C_{X}$

Choosing the closest standard values for these components yields: $\mathrm{C}_{\mathrm{A}}=390 \mathrm{pF}, \mathrm{R}_{\mathrm{A}}=16.9 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{B}}=1.5 \mathrm{nF}$, and $\mathrm{C}_{\mathrm{FB}}=$ 33pF.

## Cin Selection and Input Current di/dt Reduction

In continuous inductor-current mode, the source current of the high-side MOSFET is approximately a square wave with a duty ratio equal to $\mathrm{n}\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right)$ and an amplitude of onenth of the maximum output current. To prevent large voltage transients, a low ESR input capacitor sized for the maximum rms current must be used. The maximum rms capacitor current is given by:


Figure 6. Typical Transient Response for Design Example

$$
\begin{align*}
& I_{\text {CRMS }}=D \times I_{o} \times \sqrt{\frac{1}{n \times D}-1}  \tag{34}\\
& I_{\text {CRMS }}=0.125 \times 65 A \times \sqrt{\frac{1}{3 \times 0.125}-1}=10.5 \mathrm{~A}
\end{align*}
$$

Note that the capacitor manufacturer's ripple current ratings are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be placed in parallel to meet size or height requirements in the design. In this example, the input capacitor bank is formed by three $2200 \mu \mathrm{~F}, 16 \mathrm{~V}$ Nichicon capacitors with a ripple current rating of 3.5 A each.

To reduce the input-current di/dt to below the recommended maximum of $0.1 \mathrm{~A} / \mu \mathrm{s}$, an additional small inductor $(\mathrm{L}>1 \mu \mathrm{H}$ @ 15A) should be inserted between the converter and the supply bus. That inductor also acts as a filter between the converter and the primary power source.
$R_{\text {CS2(NEW) }}=R_{\text {CS2(OLD) }} \times \frac{\left(V_{N L}-V_{\text {FLCOLD }}\right)}{\left(V_{\text {NL }}-V_{\text {FLHOT }}\right)}$

## Tuning Procedure for the FAN5019

## DC Load line Setting

1. Build circuit based on compensation values computed from design spreadsheet.
2. Hook up DC load to circuit, turn on and verify operation. Also check for jitter at no-load and full-load.
3. Measure output voltage at no-load $\left(\mathrm{V}_{\mathrm{NL}}\right)$. Verify it is within tolerance.


Figure 7. Efficiency vs. Output Current (Circuit of Figure 5)
4. Measure output voltage at full-load cold (VFLCOLD). Let board soak for $\sim 10$ minutes at full-load and measure output ( $\mathrm{V}_{\text {FLHOT }}$ ). If there is a change of more than a couple of millivolts, adjust RCS1 and RCS2 using Equations 35 and 37.
5. Repeat Step 4 until cold and hot voltage measurements remain the same.
6. Measure output voltage from no-load to full-load using 5 Amp steps. Compute the loadline slope for each change and then average to get overall loadline slope (Romeas).
7. If Romeas is off from Ro by more than $0.05 \mathrm{~m} \Omega$, use the following to adjust the RPH values:
$R_{P H(N E W)}=R_{P H(O L D)} \times \frac{R_{O M E A S}}{R_{O}}$
8. Repeat Steps 6 and 7 to check loadline and repeat adjustments if necessary.
9. Once complete with DC loadline adjustment, do not change $\mathrm{R}_{\mathrm{PH}}, \mathrm{R}_{\mathrm{CS} 1}, \mathrm{R}_{\mathrm{CS} 2}$, or $\mathrm{R}_{\mathrm{TH}}$ for rest of procedure.
10. Measure the output ripple at no-load and full-load with scope and make sure it is within spec.

## AC Loadline Setting

11. Remove DC load from circuit and hook up dynamic load.
12. Hook up scope to output voltage and set to DC coupling with a time scale at $100 \mu \mathrm{~s} / \mathrm{div}$.
13. Set dynamic load for a transient step of about 40A at 1 kHz with $50 \%$ duty cycle.
14. Measure output waveform (may have to use DC offset on scope to see waveform). Try to use vertical scale of $100 \mathrm{mV} / \mathrm{div}$ or finer.
15. You will see a waveform that looks something like Figure 8. Use the horizontal cursors to measure VACDRP and $\mathrm{V}_{\mathrm{DCDRP}}$ as shown.

## DO NOT MEASURE THE UNDERSHOOT OR OVERSHOOT THAT HAPPENS IMMEDIATELY AFTER THE STEP.



Figure 8. AC Loadline Waveform
16. If the $\mathrm{V}_{\mathrm{ACDRP}}$ and $\mathrm{V}_{\text {DCDRP }}$ are different by more than a couple of millivolts, use Equation 38 to adjust CCS. You may need to parallel different values to get the right one since there are limited standard capacitor values available (it is a good idea to have locations for two capacitors in the layout for this).

$$
\begin{equation*}
C_{C S(\text { NEW })}=C_{C S(O L D)} \times \frac{V_{A C D R P}}{V_{D C D R P}} \tag{38}
\end{equation*}
$$

17. Repeat Steps 11 to 13 and repeat adjustments if necessary. Once complete, do not change $\mathrm{C}_{\mathrm{CS}}$ for the rest of the procedure.
18. Set dynamic load step to maximum step size (do not use a step size larger than needed) and verify that the output waveform is square (which means VACDRP and
VDCDRP are equal). NOTE: MAKE SURE LOAD STEP SLEW RATE AND TURN-ON ARE SET FOR A SLEW RATE OF $\sim 150-250 \mathrm{~A} / \mu \mathrm{s}$ (for example, a load step of 50A should take $200 \mathrm{~ns}-300 \mathrm{~ns}$ ) WITH NO OVERSHOOT. Some dynamic loads will have an excessive turn-on overshoot if a minimum current is not set properly (this is an issue if using a VTT tool).

## Initial Transient Setting

19. With dynamic load still set at maximum step size, expand scope time scale to see $2 \mu \mathrm{~s} / \mathrm{div}$ to $5 \mu \mathrm{~s} / \mathrm{div}$. You will see a waveform that may have two overshoots and one minor undershoot (see Figure 9). Here, VDROOP is the final desired value.


Figure 9. Transient Setting Waveform
20. If both overshoots are larger than desired, try making the following adjustments in this order. (NOTE: If these adjustments do not change the response, you are limited by the output decoupling.) Check the output response each time you make a change as well as the switching nodes (to make sure it is still stable).
a. Make ramp resistor larger by $25 \%$ ( $\mathrm{R}_{\mathrm{RAMP}}$ ).
b. For $V_{\text {TRAN }}$, increase $C B$ or increase switching frequency.
c. For VTRAN2, increase $\mathrm{R}_{\mathrm{A}}$ and decrease $\mathrm{C}_{\mathrm{A}}$ by $25 \%$.
21. For load release (see Figure 10), if VTRanRel is larger than VTRAN1 (see Figure 9), you do not have enough output capacitance. You will either need more capacitance or to make the inductor values smaller (if you change inductors, you need to start the design over using the spreadsheet and this tuning procedure).


Figure 10. Transient Setting Waveform
Since the FAN5019 turns off all of the phases (switches inductors to ground), there is no ripple voltage present during load release. Thus, you do not have to add headroom for ripple, allowing your load release $V_{\text {TRANREL }}$ to be larger than $V_{\text {TRAN }}$ by that amount and still be meeting spec. If $V_{\text {TRAN } 1}$ and $V_{\text {TRANREL }}$ are less than the desired final droop, this implies that capacitors can be removed. When removing capacitors, make sure to check the output ripple voltage as well to make sure it is still within spec.

## Layout and Component Placement

The following guidelines are recommended for optimal performance of a switching regulator in a PC system. Key layout issues are illustrated in Figure 11.


Figure 11. Layout Recommendations

## General Recommendations

- For good results, at least a four-layer PCB is recommended. This should allow the needed versatility for control circuitry interconnections with optimal placement, power planes for ground, input, and output power, and wide interconnection traces in the rest of the power delivery current paths. Keep in mind that each square unit of 1 ounce copper trace has a resistance of $\sim 0.53 \mathrm{~m} \Omega$ at room temperature.
- Whenever high currents must be routed between PCB layers, vias should be used liberally to create several parallel current paths so that the resistance and inductance introduced by these current paths is minimized and the via current rating is not exceeded.
- If critical signal lines (including the output voltage sense lines of the FAN5019) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry to serves as a shield to minimize noise injection into the signals..
- An analog ground plane should be used both around and under the FAN5019 for ground connections to the components associated with the controller. This plane should be tied to the nearest output decoupling capacitor ground and should not tie to any other power circuitry to prevent power currents from flowing in it.
- The components around the FAN5019 should be located close to the controller with short traces. The most important traces to keep short and away from other traces are the FB and CSSUM pins.
- The output capacitors should be connected as close as possible to the load (or connector) that receives the power (e.g., a microprocessor core). If the load is distributed, the capacitors should also be distributed, and generally in proportion to where the load tends to be more dynamic.


## Power Circuitry

- The switching power path should be routed on the PCB to encompass the shortest possible length in order to minimize radiated switching noise energy (i.e., EMI) and conduction losses in the board. Failure to take proper precautions often results in EMI problems for the entire PC system as well as noise related operational problems in the power converter control circuitry. The switching power path is the loop formed by the current path through the input capacitors and the power MOSFETs including all interconnecting PCB traces and planes. The use of short and wide interconnection traces is especially critical in this path for two reasons: it minimizes the inductance in the switching loop, which can cause high-energy ringing, and it accommodates the high current demand with minimal voltage loss. Avoid crossing any signal lines over the switching power path loop, described below.
- Whenever a power dissipating component (e.g., a power MOSFET) is soldered to a PCB, the liberal use of vias, both directly on the mounting pad and immediately surrounding it, is recommended. Two important reasons for this are: improved current rating through the vias, and improved thermal performance from vias extended to the opposite side of the PCB where a plane can more readily transfer the heat to the air. Make a mirror image of any pad being used to heatsink the MOSFETs on the opposite side of the PCB to achieve the best thermal dissipation to the air around the board. To further improve thermal performance, the largest possible pad area should be used.
- The output power path should also be routed to encompass a short distance. The output power path is formed by the current path through the inductor, the output capacitors, and the load.
- For best EMI containment, a solid power ground plane should be used as one of the inner layers extending fully under all the power components.


## Signal Circuitry

- The output voltage is sensed and regulated between the FB pin and the FBRTN pin (which connects to the signal ground at the load). In order to avoid differential mode noise pickup in the sensed signal, the loop area should be small. Thus the FB and FBRTN traces should be routed adjacent to each other atop the power ground plane back to the controller.
- The feedback traces from the switch nodes should be connected as close as possible to the inductor. The CSREF signal should be connected to the output voltage at the nearest inductor to the controller.


## Mechanical Dimensions

## 28-Pin TSSOP




DIMENSIONS ARE IN MILLIMETERS

NOTES:
A. Conforms to JEDEC registration MO-153, variation AB, Ref. Note 6, dated 7/93.
B. Dimensions are in millimeters.
C. Dimensions are exclusive of burrs, mold flash, and tie bar extensions.

D Dimensions and Tolerances per ANsI Y14.5M, 1982


## Ordering Information

| Part Number | Temperature Range | Package | Packing |
| :---: | :---: | :---: | :---: |
| FAN5019MTC | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TSSOP-28 | Rail |
| FAN5019MTCX | $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | TSSOP-28 | Tape and Reel |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
