

12 BIT, 2-TO-1, 3.3V, 2.5V LVPECL CLOCK MULTIPLEXER

GENERAL DESCRIPTION



The ICS85352I is a 12 bit, 2-to-1 LVPECL Multiplexer and is a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. Individual input select controls support independent multiplexer operation from a common clock input

source. Clock inputs accept most standard differential levels.


The ICS85352I is characterized at full 3.3V or mixed 3.3V core/2.5V output operating supply modes.

ICS853521

FEATURES


- Twelve, 2-to-1 multiplexers with LVPECL outputs
- · Selectable differential CLKx, nCLKx input pairs
- CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Individual select control for each multiplexer
- Select inputs accept LVCMOS / LVTTL levels
- Propagation delay: 1.8ns (maximum)
- Full 3.3V or mixed 3.3V core/2.5V output supply
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

BLOCK DIAGRAM



PIN ASSIGNMENT

1



48-Lead TQFP, E-PAD
7mm x 7mm x 1.0mm package body
Y Package
Top View

TABLE 1. PIN DESCRIPTIONS

| Number | Name | Ty | /ре | Description |
|---|--|--------|---------------------|--|
| 1, 2 3, 4 5, 6 7, 8 9, 10 11, 12 25, 26 27, 28 29, 30 31, 32 33, 34 35, 36 | Q0, nQ0 Q1, nQ1 Q2, nQ2 Q3, nQ3 Q4, nQ4 Q5, nQ5 nQ11, Q11 nQ10, Q10 nQ9, Q9 nQ8, Q8 nQ7, Q7 nQ6, Q6 | Output | | Differential output pairs. LVPECL interface levels. |
| 13, 24, 37, 48 | V _{cco} | Power | | Output supply pins. |
| 14, 23 | V_{EE} | Power | | Negative supply pins. |
| 15, 22 | V_{cc} | Power | | Positive supply pins. |
| 16, 17, 18, 19, 20, 21, 40, 41, 42, 43, 44, 45 | SEL5, SEL4, SEL3, SEL9, SEL10, SEL11, SEL8, SEL7, SEL6, SEL0, SEL1, SEL2 | Input | Pulldown | Clock select inputs. LVCMOS / LVTTL interface levels. |
| 38 | CLK1 | Input | Pulldown | Non-inverting differential clock input. |
| 39 | nCLK1 | Input | Pullup/ Pulldown | Inverting differential clock input. $V_{\rm cc}/2$ default when left floating. |
| 46 | CLK0 | Input | Pulldown | Non-inverting differential clock input. |
| 47 | nCLK0 | Input | Pullup/ Pulldown | Inverting differential clock input. V _{cc} /2 default when left floating. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|-------------------------|-----------------|---------|---------|---------|-------|
| C _{IN} | Input Capacitance | | | 4 | | pF |
| R _{PULLUP} | Input Pullup Resistor | | | 51 | | kΩ |
| R _{PULLDOWN} | Input Pulldown Resistor | | | 51 | | kΩ |

TABLE 3. CONTROL INPUT FUNCTION TABLE

| SELx | Selected Clock Inputs |
|------|-----------------------|
| 0 | CLK0, nCLK0 |
| 1 | CLK1, nCLK1 |

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{cc} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} $\,$ 27.6°C/W (0 Ifpm) Storage Temperature, T $_{STG}$ $\,$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 0.33V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V _{cc} | Positive Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| V _{cco} | Output Supply Voltage | | 2.375 | 3.3 | 3.465 | V |
| I _{EE} | Power Supply Current | | | | 170 | mA |

Table 4B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 0.33V \pm 5\%$, Ta = -40°C to 85°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|--------------------|-------------|--------------------------------|---------|---------|-----------------------|-------|
| V _{IH} | Input High Voltage | SEL0:SEL11 | | 2 | | V _{cc} + 0.3 | V |
| V _{IL} | Input Low Voltage | SEL0:SEL11 | | -0.3 | | 0.8 | V |
| I _{IH} | Input High Current | SEL0, SEL11 | $V_{CC} = V_{IN} = 3.465V$ | | | 150 | μΑ |
| I | Input Low Current | SEL0, SEL11 | $V_{CC} = 3.465V, V_{IN} = 0V$ | -5 | | | μΑ |

Table 4C. Differential DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 0.33V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|--------------------------------------|--------------|--------------------------------|-----------------------|---------|------------------------|-------|
| | Input High Current | CLK0, CLK1 | $V_{CC} = V_{IN} = 3.465V$ | | | 150 | μΑ |
| I'IH | | nCLK0, nCLK1 | $V_{CC} = V_{IN} = 3.465V$ | | | 150 | μΑ |
| | | CLK0, CLK1 | $V_{CC} = 3.465V, V_{IN} = 0V$ | -5 | | | μΑ |
| I _{IL} | Input Low Current | nCLK0, nCLK1 | $V_{CC} = 3.465V, V_{IN} = 0V$ | -150 | | | μΑ |
| V _{PP} | Peak-to-Peak Voltage | | | 0.15 | | 1.0 | V |
| V _{CMR} | Common Mode Input Voltage; NOTE 1, 2 | | | V _{EE} + 0.5 | | V _{cc} - 0.85 | V |

NOTE 1: Common mode input voltage is defined as V_{IH}.

NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is $V_{\rm cc}$ + 0.3V.

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|--------------------|-----------------------------------|-----------------|------------------------|---------|------------------------|-------|
| V _{OH} | Output High Voltage; NOTE 1 | | V _{cco} - 1.4 | | V _{cco} - 0.9 | V |
| V _{OL} | Output Low Voltage; NOTE 1 | | V _{cco} - 2.0 | | V _{cco} - 1.7 | V |
| V _{SWING} | Peak-to-Peak Output Voltage Swing | | 0.6 | | 1.0 | V |

NOTE 1: Outputs terminated with 50Ω to V_{cco} -2V.

Table 5A. AC Characteristics, $V_{cc} = V_{cco} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 700 | MHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 1.0 | 1.5 | 2.0 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | | 180 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 750 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 150 | | 700 | ps |
| odc | Output Duty Cycle | f ≤ 622MHz | 45 | | 55 | % |

All parameters measured at $\boldsymbol{f}_{\text{MAX}}$ unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|------------------------------|-----------------|---------|---------|---------|-------|
| f _{MAX} | Output Frequency | | | | 700 | MHz |
| t _{PD} | Propagation Delay; NOTE 1 | | 1.0 | 1.5 | 2.0 | ns |
| tsk(o) | Output Skew; NOTE 2, 4 | | | | 180 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 | | | | 750 | ps |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 150 | | 700 | ps |
| odc | Output Duty Cycle | f ≤ 622MHz | 45 | | 55 | % |

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


V




3.3V CORE/2.5V OUTPUT LOAD ACTEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




PART-TO-PART SKEW



OUTPUT SKEW



OUTPUT RISE/FALL TIME



PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{cc} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CLK/nCLK INPUT:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from CLK to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both $V_{\mbox{\tiny SWING}}$ and $V_{\mbox{\tiny CMR}}$ must meet the $V_{\mbox{\tiny PP}}$ and $V_{\mbox{\tiny CMR}}$ input requirements. Figures 2A to 2E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are

examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY IDT HIPERCLOCKS LVHSTL DRIVER




FIGURE 2B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY LVDS DRIVER




FIGURE 2E. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

THERMAL RELEASE PATH

The expose metal pad provides heat transfer from the device to the P.C. board. The expose metal pad is ground pad connected to ground plane through thermal via. The exposed pad on the device to the exposed metal pad on the PCB is contacted through solder as shown in *Figure 6*. For further information, please refer to the Application Note on Surface Mount Assembly of Amkor's Thermally /Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 3. P.C. BOARD FOR EXPOSED PAD THERMAL RELEASE PATH EXAMPLE

TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

APPLICATION SCHEMATIC EXAMPLE

Figure 6 shows an example of ICS85352I application schematic. In this example, the device is operated at $V_{\rm cc}$ =3.3V The decoupling capacitor should be located as close as possible to the power pin. For the LVPECL output drivers, only two

terminations examples are shown in this schematic. Additional termination approaches can be found in the LVPECL Termination Application Note.




FIGURE 6. ICS85352I APPLICATION SCHEMATIC

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85352I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85352I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{CC_MAX} * I_{EE_MAX} = 3.465V * 170mA = 589.1mW$
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 12 * 30mW = 360mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 589.1mW + 360mW = 949.1mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 $\theta_{_{JA}}$ = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_a = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\text{\tiny LA}}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 22.6°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.949\text{W} * 22.6^{\circ}\text{C/W} = 106.4^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 48-pin TQFP, Forced Convection

0 200 500

Multi-Layer PCB, JEDEC Standard Test Boards 27.6°C/W 22.6°C/W 20.7°C/W

θ, by Velocity (Linear Feet per Minute)

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{coo} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL MAX} = V_{CCO MAX} - 1.7V$$

$$(V_{CCO MAX} - V_{OL MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CCO_MAX} - 2V))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - (V_{CCO_MAX} - V_{OH_MAX}))/R_{_{L}}] * (V_{CCO_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{\tiny OL_MAX}} - (V_{\text{\tiny CCO_MAX}} - 2V))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}}$ vs. Air Flow Table for 48 Lead TQFP, E-Pad

 $\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

0200500Multi-Layer PCB, JEDEC Standard Test Boards27.6°C/W22.6°C/W20.7°C/W

TRANSISTOR COUNT

The transistor count for ICS85352I is: 2252

PACKAGE OUTLINE - Y SUFFIX FOR 48L TQFP, E-PAD




TABLE 8. PACKAGE DIMENSIONS

| | JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS | | | | | | | |
|------------|---|------------|---------|--|--|--|--|--|
| OVMPOL | ABC - HD | | | | | | | |
| SYMBOL | MINIMUM | NOMINAL | MAXIMUM | | | | | |
| N | | 48 | | | | | | |
| Α | | | 1.20 | | | | | |
| A 1 | 0.05 | | 0.15 | | | | | |
| A2 | 0.95 | 1.00 | 1.05 | | | | | |
| b | 0.17 | 0.22 | 0.27 | | | | | |
| С | 0.09 | | 0.20 | | | | | |
| D | | 9.00 BASIC | | | | | | |
| D1 | | 7.00 BASIC | | | | | | |
| D2 | | 4.00 BASIC | | | | | | |
| E | | 9.00 BASIC | | | | | | |
| E1 | | 7.00 BASIC | | | | | | |
| E2 | | 4.00 BASIC | | | | | | |
| е | | 0.5 BASIC | | | | | | |
| L | 0.45 | 0.60 | 0.75 | | | | | |
| θ | 0° | | 7° | | | | | |
| ccc | | | 0.08 | | | | | |
| D3 & E3 | 2.0 | | 7.0 | | | | | |

Reference Document: JEDEC Publication 95, MS-026 REV. A

TABLE 9. ORDERING INFORMATION

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
|-------------------|--------------|---------------------------------|--------------------|---------------|
| ICS85352AYI | ICS85352AYI | 48 Lead TQFP, E-PAD | tray | -40°C to 85°C |
| ICS85352AYIT | ICS85352AYI | 48 Lead TQFP, E-PAD | 1000 tape & reel | -40°C to 85°C |
| ICS85352AYILF | ICS85352AYIL | 48 Lead "Lead-Free" TQFP, E-PAD | tray | -40°C to 85°C |
| ICS85352AYILFT | ICS85352AYIL | 48 Lead "Lead-Free" TQFP, E-PAD | 1000 tape & reel | -40°C to 85°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

| | REVISION HISTORY SHEET | | | | | | | | |
|-----|--------------------------------------|----|---|--------|--|--|--|--|--|
| Rev | Rev Table Page Description of Change | | | | | | | | |
| | | 1 | Features Section - added lead-free bulltet. | | | | | | |
| A | | 6 | Added Recommendations for Unused Input and Output Pins. | 7/6/06 | | | | | |
| _ ^ | | 7 | Added Thermal Release Path. | 770/00 | | | | | |
| | T9 | 15 | Ordering Information Table - added lead-free part number, marking and note. | | | | | | |
| В | T4A | 3 | Power Supply DC Characteristics Table - corrected V _{CC} min. from 3.475V to | 9/2706 | | | | | |
| | | | 3.135V. | | | | | | |
| | | | | | | | | | |

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

