

# FDN359BN



## General Description

This N-Channel Logic Level MOSFET is produced using Fairchild's Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

## Features

- 2.7 A, 30 V.  $R_{DS(ON)} = 0.046 \Omega @ V_{GS} = 10 \text{ V}$   
 $R_{DS(ON)} = 0.060 \Omega @ V_{GS} = 4.5 \text{ V}$
- Very fast switching speed.
- Low gate charge (5nC typical)
- High performance version of industry standard SOT-23 package. Identical pin out to SOT-23 with 30% higher power handling capability.



## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	30	V
V <sub>GSS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Maximum Drain Current – Continuous (Note 1a) – Pulsed	2.7	A
		15	
P <sub>D</sub>	Maximum Power Dissipation (Note 1a) (Note 1b)	0.5	W
		0.46	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	°C

## Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W

## Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
359B	FDN359BN	7"	8mm	3000 units



# FDN359BN

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

### Off Characteristics

$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		21		mV/°C
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 24\text{ V}, V_{GS} = 0\text{ V}$			1	$\mu\text{A}$
		$T_J = -55^\circ\text{C}$			10	$\mu\text{A}$
$I_{GSS}$	Gate–Body Leakage	$V_{GS} = \pm 20\text{ V}, V_{DS} = 0\text{ V}$			$\pm 100$	nA

### On Characteristics (Note 2)

$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1	1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250\ \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-4		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance	$V_{GS} = 10\text{ V}, I_D = 2.7\text{ A}$		0.026	0.046	$\Omega$
		$V_{GS} = 4.5\text{ V}, I_D = 2.4\text{ A}$		0.032	0.060	
		$V_{GS} = 10\text{ V}, I_D = 2.7\text{ A}, T_J = 125^\circ\text{C}$		0.033	0.075	
$I_{D(on)}$	On–State Drain Current	$V_{GS} = 10\text{ V}, V_{DS} = 5\text{ V}$	15			A
$g_{FS}$	Forward Transconductance	$V_{DS} = 5\text{ V}, I_D = 2.7\text{ A}$		11		S

### Dynamic Characteristics

$C_{iss}$	Input Capacitance	$V_{DS} = 15\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		485	650	pF
$C_{oss}$	Output Capacitance			105	140	pF
$C_{rss}$	Reverse Transfer Capacitance			65	100	pF
$R_G$	Gate Resistance			1.8		$\Omega$

### Switching Characteristics (Note 2)

$t_{d(on)}$	Turn–On Delay Time	$V_{DD} = 15\text{ V}, V_{GS} = 10\text{ V}, I_D = 1\text{ A}, R_{GEN} = 6\ \Omega$		7	14	ns
$t_r$	Turn–On Rise Time			5	10	ns
$t_{d(off)}$	Turn–Off Delay Time			20	35	ns
$t_f$	Turn–Off Fall Time			2	4	ns
$Q_g$	Total Gate Charge	$V_{DS} = 15\text{ V}, V_{GS} = 5\text{ V}, I_D = 2.7\text{ A}$		5	7	nC
$Q_{gs}$	Gate–Source Charge			1.3		nC
$Q_{gd}$	Gate–Drain Charge			1.8		nC



# FDN359BN

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current				0.42	A
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = 0.42\text{ A}$ (Note 2)		0.7	1.2	V
$t_{rr}$	Diode Reverse Recovery Time	$I_F = 2.7\text{ A}$ , $diF/dt = 100\text{ A}/\mu\text{s}$		12	20	ns
$Q_{rr}$	Diode Reverse Recovery Charge			3	5	nC

**otes:**

- $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a)  $250^\circ\text{C}/\text{W}$  when mounted on a  $0.02\text{ in}^2$  pad of 2 oz. copper.



b)  $270^\circ\text{C}/\text{W}$  when mounted on a minimum pad.

Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$