

Single Phase Synchronous Rectified Buck MOSFET Driver

General Description

The RT9624A is a high frequency, synchronous rectified, single phase MOSFET driver designed for normal MOSFET driving applications and high performance CPU VR driving capabilities.

The RT9624A can be supplied from 4.5V to 13.2V. The applicable power stage VIN range is from 5V to 24V. The RT9624A also builds in an internal power switch to replace external bootstrap diode.

The RT9624A can support switching frequency efficiently up to 500kHz. The RT9624A has both the UGATE and LGATE driving circuits for synchronous rectified DC/DC converter applications. The shoot through protection mechanism is designed to prevent shoot through between high side and low side power MOSFETs. The RT9624A has tri-state PWM input with shutdown and EN input shutdown functions, which can force driver to output low UGATE and LGATE signals.

The RT9624A comes in a small footprint with 8-pin packages. The choice of package types includes SOP-8, SOP-8 (Exposed Pad) and WDFN-8L 3x3.


Features

- Drive Two N-MOSFETs
- Shoot Through Protection
- Embedded Bootstrap Diode
- Support High Switching Frequency
- Fast Output Rising Time
- Tri-State PWM Input for Output Shutdown
- Enable Control
- Small SOP-8, SOP-8 (Exposed Pad) and 8-Lead WDFN Packages
- RoHS Compliant and Halogen Free

Applications

- Core Voltage Supplies for Desktop, Motherboard CPU
- High Frequency Low Profile DC/DC Converters
- High Current Low Voltage DC/DC Converters
- Core Voltage Supplies for GFX Card

Simplified Application Circuit



Ordering Information

RT9624A □ □

- Package Type
 - S : SOP-8
 - SP : SOP-8 (Exposed Pad-Option1)
 - QW : WDFN-8L 3x3 (W-Type)
- Lead Plating System
 - Z : ECO (Ecological Element with Halogen Free and Pb free)


Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


Marking Information

RT9624AZS




RT9624AZS : Product Number
YMDNN : Date Code

RT9624AZS



RT9624AZSP : Product Number
YMDNN : Date Code


RT9624AZQW




00 : Product Code
YMDNN : Date Code

Pin Configurations


(TOP VIEW)



SOP-8



SOP-8 (Exposed Pad)




WDFN-8L 3x3

Function Pin Description

Pin No.		Pin Name	Pin Function
SOP-8	SOP-8 (Exposed Pad) / WDFN-8L 3x3		
1	1	BOOT	Bootstrap Supply for High Side Gate Drive.
2	2	PWM	PWM Signal Input. Connect this pin to the PWM output of the controller.
3	3	EN	Chip Enable (Active High). When this pin is low, both UGATE and LGATE are driven to low.
4	4	VCC	Supply Voltage Input.
5	5	LGATE	Low Side Gate Driver Output. Connect this pin to the Gate of low side power N-MOSFET.
6	6, 9 (Exposed Pad)	GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
7	7	PHASE	Connect this pin to the Source of the high side N-MOSFET and the Drain of the low side N-MOSFET.
8	8	UGATE	High Side Gate Drive Output. Connect this pin to the Gate of high side power N-MOSFET.

Function Block Diagram



Operation

POR (Power On Reset)

POR block detects the voltage the VCC pin. When the VCC pin voltage is higher than POR rising threshold, POR block output is high. POR output is low when VCC is not higher than POR rising threshold. When the POR block output is high, UGATE and LGATE can be controlled by PWM input voltage. If the POR block output is low, both UGATE and LGATE will be pulled to low.

Enable Detect

When EN pin input voltage is higher/lower than EN rising threshold, MOSFET driver is enabled/disabled. When the EN input and POR output are high, UGATE and LGATE can be controlled by PWM input voltage. When EN input is low, both UGATE and LGATE are pulled to low.

Tri-State Detect

When both POR block output and EN pin voltages are high, UGATE and LGATE can be controlled by PWM input. There are three PWM input modes, which are high, low, and shutdown state. If PWM input is within the shutdown window, both UGATE and LGATE output are low. When PWM input is higher than its rising threshold, UGATE is high and LGATE is low. When PWM input is lower than its falling threshold, UGATE is low and LGATE is high.

Bootstrap Control

Bootstrap control block controls the integrated bootstrap switch. When LGATE is high (low side MOSFET is turned on), the bootstrap switch is turned on to charge the bootstrap capacitor connected to BOOT pin. When LGATE is low (low side MOSFET is turned off), the bootstrap switch is turned off to disconnect VCC pin and BOOT pin.

Turn-Off Detection

Turn-off detection block detects whether high side MOSFET is turned off by monitoring PHASE pin voltage. To avoid shoot through between high side and low side MOSFETs, low side MOSFET can be turned on only after high side MOSFET is effectively turned off.

Shoot-Through Protection

Shoot-through protection block implements the dead time when both high side and low side MOSFETs are turned off. With shoot-through protection block, high side and low side MOSFET are never turned on simultaneously. Thus, shoot through between high side and low side MOSFETs is prevented.

Absolute Maximum Ratings (Note 1)

- Supply Voltage, VCC ----- -0.3V to 15V
- BOOT to PHASE ----- -0.3V to 15V
- PHASE to GND
 - DC ----- -0.3V to 30V
 - < 20ns ----- -10V to 35V
- LGATE to GND
 - DC ----- -0.3V to (VCC + 0.3V)
 - < 20ns ----- -2V to (VCC + 0.3V)
- UGATE to GND
 - DC ----- (V_{PHASE} - 0.3V) to (V_{BOOT} + 0.3V)
 - < 20ns ----- (V_{PHASE} - 2V) to (V_{BOOT} + 0.3V)
- EN, PWM to GND ----- -0.3V to 7V
- Power Dissipation, P_D @ T_A = 25°C
 - SOP-8 ----- 0.833W
 - SOP-8 (Exposed Pad) ----- 1.333W
 - WDFN-8L 3x3 ----- 1.429W
- Package Thermal Resistance (Note 2)
 - SOP-8, θ_{JA} ----- 120°C/W
 - SOP-8 (Exposed Pad), θ_{JA} ----- 75°C/W
 - SOP-8 (Exposed Pad), θ_{JC} ----- 15°C/W
 - WDFN-8L 3x3, θ_{JA} ----- 70°C/W
 - WDFN-8L 3x3, θ_{JC} ----- 8.2°C/W
- Lead Temperature (Soldering, 10 sec.) ----- 260°C
- Junction Temperature ----- 150°C
- Storage Temperature Range ----- -65°C to 150°C
- ESD Susceptibility (Note 3)
 - HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Voltage, VCC ----- 4.5V to 13.2V
- Junction Temperature Range ----- -40°C to 125°C
- Ambient Temperature Range ----- -40°C to 85°C

Electrical Characteristics

($V_{CC} = 12V$, $T_A = 25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply						
Power Supply Voltage	V_{CC}		4.5	--	13.2	V
Power Supply Current	I_{VCC}	$V_{BOOT} = 12V$, PWM Input Floating	--	120	--	μA
Power On Reset (POR)						
POR Rising Threshold	V_{POR_r}	V_{CC} Rising	--	4	4.4	V
POR Falling Threshold	V_{POR_f}	V_{CC} Falling	3	3.5	--	V
EN Input						
EN Rising Threshold	V_{ENH}		--	1.3	1.6	V
EN Falling Threshold	V_{ENL}		0.7	1	--	V
PWM Input						
Maximum Input Current	I_{PWM}	PWM = 0V or 5V	--	160	--	μA
PWM Floating Voltage	V_{PWM_fl}	PWM = Open	--	1.8	--	V
PWM Rising Threshold	V_{PWM_rth}		2.3	2.8	3.2	V
PWM Falling Threshold	V_{PWM_fth}		0.7	1.1	1.4	V
Timing						
UGATE Rising Time	t_{UGATEr}	3nF Load	--	25	--	ns
UGATE Falling Time	t_{UGATEf}	3nF Load	--	12	--	ns
LGATE Rising Time	t_{LGATEr}	3nF Load	--	24	--	ns
LGATE Falling Time	t_{LGATEf}	3nF Load	--	10	--	ns
UGATE Propagation Delay	$t_{UGATEp dh}$	$V_{BOOT} - V_{PHASE} = 12V$ See Timing Diagram	--	30	--	ns
	$t_{UGATEp dl}$		--	22	--	
LGATE Propagation Delay	$t_{LGATEp dh}$	See Timing Diagram	--	30	--	ns
	$t_{LGATEp dl}$	See Timing Diagram	--	8	--	
Output						
UGATE Drive Source	R_{UGATE_sr}	$V_{BOOT} - V_{PHASE} = 12V$, $I_{Source} = 100mA$	--	1.7	--	Ω
UGATE Drive Sink	R_{UGATE_sk}	$V_{BOOT} - V_{PHASE} = 12V$, $I_{Sink} = 100mA$	--	1.4	--	Ω
LGATE Drive Source	R_{LGATE_sr}	$I_{Source} = 100mA$	--	1.6	--	Ω
LGATE Drive Sink	R_{LGATE_sk}	$I_{Sink} = 100mA$	--	1.1	--	Ω


Note 1. Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured at $T_A = 25^\circ C$ on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.


Note 3. Devices are ESD sensitive. Handling precaution is recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Application Circuit




Timing Diagram




Typical Operating Characteristics


Drive Enable




Drive Disable




PWM Rising Edge




PWM Falling Edge




Dead Time




Dead Time




Dead Time



Dead Time



Short Pulse



Application Information

The RT9624A is a high frequency, synchronous rectified, single phase dual MOSFET driver containing Richtek's advanced MOSFET driver technologies. The RT9624A is designed to be able to adapt from normal MOSFET driving applications to high performance CPU VR driving capabilities.

Supply Voltage and Power On Reset

The RT9624A can be utilized under both $V_{CC} = 5V$ or $V_{CC} = 12V$ applications which may happen in different fields of electronics application circuits. In terms of efficiency, higher V_{CC} equals higher driving voltage of UGATE/LGATE which may result in higher switching loss and lower conduction loss of power MOSFETs. The choice of $V_{CC} = 12V$ or $V_{CC} = 5V$ can be a tradeoff to optimize system efficiency.

The RT9624A is designed to drive both high side and low side N-MOSFET through external input PWM control signal. It has power on protection function which held UGATE and LGATE low before the VCC voltage rises to higher than rising threshold voltage.

Enable and Disable

The RT9624A includes an EN pin for sequence control. When the EN pin rises above the V_{ENH} trip point, the RT9624A begins a new initialization and follows the PWM command to control the UGATE and LGATE. When the EN pin falls below the V_{ENL} trip point, the RT9624A shuts down and keeps UGATE and LGATE low.

Tri-state PWM Input

After the initialization, the PWM signal takes the control. The rising PWM signal first forces the LGATE signal to turn low then UGATE signal is allowed to go high just after a non-overlapping time to avoid shoot through current. The falling of PWM signal first forces UGATE to go low. When UGATE and PHASE signal reach a predetermined low level, LGATE signal is allowed to turn high.

The PWM signal is acted as "High" if the signal is above the rising threshold and acted as "Low" if the signal is below the falling threshold. When PWM signal level enters and remains within the shutdown window, the output drivers

are disabled and both MOSFET gates are pulled and held low. If the PWM signal is left floating, the pin will be kept around 1.8V by the internal divider and provide the PWM controller with a recognizable level.

Internal Bootstrap Power Switch

The RT9624A builds in an internal bootstrap power switch to replace external bootstrap diode, and this can facilitate PCB design and reduce total BOM cost of the system. Hence, no external bootstrap diode is required in real applications.

Non-overlap Control

To prevent the overlap of the gate drivers during the UGATE pull low and the LGATE pull high, the non-overlap circuit monitors the voltages at the PHASE node and high side gate drive (UGATE-PHASE). When the PWM input signal goes low, UGATE begins to pull low (after propagation delay). Before LGATE is pulled high, the non-overlap protection circuit ensures that the monitored voltages have gone below 1.1V. Once the monitored voltages fall below 1.1V, LGATE begins to turn high. By waiting for the voltages of the PHASE pin and high side gate driver to fall below 1.1V, the non-overlap protection circuit ensures that UGATE is low before LGATE pulls high.

Also to prevent the overlap of the gate drivers during LGATE pull low and UGATE pull high, the non-overlap circuit monitors the LGATE voltage. When LGATE goes below 1.1V, UGATE goes high after propagation delay.

Driving Power MOSFETs

The DC input impedance of the power MOSFET is extremely high. When V_{gs1} or V_{gs2} is at 12V or 5V, the gate draws the current only for few nano-amperes. Thus once the gate has been driven up to "ON" level, the current could be negligible.

However, the capacitance at the gate to source terminal should be considered. It requires relatively large currents to drive the gate up and down 12V (or 5V) rapidly. It is also required to switch drain current on and off with the required speed. The required gate drive currents are calculated as follows.




Figure 1. Equivalent Circuit and Waveforms ($V_{CC} = 12V$)

In Figure 1, the current I_{g1} and I_{g2} are required to move the gate up to 12V. The operation consists of charging C_{gd1} , C_{gd2} , C_{gs1} and C_{gs2} . C_{gs1} and C_{gs2} are the capacitors from gate to source of the high side and the low side power MOSFETs, respectively. In general data sheets, the C_{gs1} and C_{gs2} are referred as “ C_{iss} ” which are the input capacitors. C_{gd1} and C_{gd2} are the capacitors from gate to drain of the high side and the low side power MOSFETs, respectively and referred to the data sheets as “ $C_{r_{ss}}$ ” the reverse transfer capacitance. For example, t_{r1} and t_{r2} are the rising time of the high side and the low side power MOSFETs respectively, the required current I_{gs1} and I_{gs2} , are shown as below :

$$I_{gs1} = C_{gs1} \frac{dV_{g1}}{dt} = \frac{C_{gs1} \times 12}{t_{r1}} \quad (1)$$

$$I_{gs2} = C_{gs2} \frac{dV_{g2}}{dt} = \frac{C_{gs2} \times 12}{t_{r2}} \quad (2)$$

Before driving the gate of the high side MOSFET up to 12V, the low side MOSFET has to be off; and the high side MOSFET will be turned off before the low side is turned on. From Figure 1, the body diode “ D_2 ” will be turned on before high side MOSFETs turn on.

$$I_{gd1} = C_{gd1} \frac{dV}{dt} = C_{gd1} \frac{12}{t_{r1}} \quad (3)$$

Before the low side MOSFET is turned on, the C_{gd2} have been charged to V_{IN} . Thus, as C_{gd2} reverses its polarity and g_2 is charged up to 12V, the required current is

$$I_{gd2} = C_{gd2} \frac{dV}{dt} = C_{gd2} \frac{V_{IN} + 12}{t_{r2}} \quad (4)$$

It is helpful to calculate these currents in a typical case. Assume a synchronous rectified Buck converter, input voltage $V_{IN} = 12V$, $V_{gs1} = 12V$, $V_{gs2} = 12V$. The high side MOSFET is PHB83N03LT whose $C_{iss} = 1660pF$, $C_{r_{ss}} = 380pF$, and $t_r = 14ns$. The low side MOSFET is PHB95N03LT whose $C_{iss} = 2200pF$, $C_{r_{ss}} = 500pF$ and $t_r = 30ns$, from the equation (1) and (2) we can obtain

$$I_{gs1} = \frac{1660 \times 10^{-12} \times 12}{14 \times 10^{-9}} = 1.428 \quad (A) \quad (5)$$

$$I_{gs2} = \frac{2200 \times 10^{-12} \times 12}{30 \times 10^{-9}} = 0.88 \quad (A) \quad (6)$$

from equation. (3) and (4)

$$I_{gd1} = \frac{380 \times 10^{-12} \times 12}{14 \times 10^{-9}} = 0.326 \quad (A) \quad (7)$$

$$I_{gd2} = \frac{500 \times 10^{-12} \times (12+12)}{30 \times 10^{-9}} = 0.4 \quad (A) \quad (8)$$

the total current required from the gate driving source can be calculated as the following equations.

$$I_{g1} = I_{gs1} + I_{gd1} = (1.428 + 0.326) = 1.754 \quad (A) \quad (9)$$

$$I_{g2} = I_{gs2} + I_{gd2} = (0.88 + 0.4) = 1.28 \quad (A) \quad (10)$$

By a similar calculation, we can also get the sink current required from the turned off MOSFET.

Select the Bootstrap Capacitor

Figure 2 shows part of the bootstrap circuit of the RT9624A. The V_{CB} (the voltage difference between BOOT and PHASE on RT9624A) provides a voltage to the gate of the high side power MOSFET. This supply needs to be ensured that the MOSFET can be driven. For this, the capacitance C_{BOOT} has to be selected properly. It is determined by the following constraints.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For SOP-8 package, the thermal resistance, θ_{JA} , is 120°C/W on a standard JEDEC 51-7 four-layer thermal test board. For SOP-8 (Exposed Pad) package, the thermal resistance, θ_{JA} , is 75°C/W on a standard JEDEC 51-7 four-layer thermal test board. For WDFN-8L 3x3 package, the thermal resistance, θ_{JA} , is 70°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by the following formulas :

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (120^\circ\text{C/W}) = 0.833\text{W for SOP-8 package}$$

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (75^\circ\text{C/W}) = 1.333\text{W for SOP-8 (Exposed Pad) package}$$

$$P_{D(\text{MAX})} = (125^\circ\text{C} - 25^\circ\text{C}) / (70^\circ\text{C/W}) = 1.429\text{W for WDFN-8L 3x3 package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(\text{MAX})}$ and thermal resistance, θ_{JA} . The derating curve in Figure 5 allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 5. Derating Curve of Maximum Power Dissipation

Layout Consideration

Figure 6 shows the schematic circuit of a synchronous buck converter to implement the RT9624A. The converter operates from 5V to 12V of input Voltage.

For the PCB layout, it should be very careful. The power circuit section is the most critical one. If not configured properly, it will generate a large amount of EMI. The location of Q1, Q2, L1 should be very close.

Next, the trace from UGATE, and LGATE should also be short to decrease the noise of the driver output signals. PHASE signals from the junction of the power MOSFET, carrying the large gate drive current pulses, should be as heavy as the gate drive trace. The bypass capacitor C1 should be connected to GND directly. Furthermore, the bootstrap capacitors (C_{BOOT}) should always be placed as close to the pins of the IC as possible.






Figure 6. Synchronous Buck Converter Circuit

Outline Dimension




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	4.801	5.004	0.189	0.197
B	3.810	3.988	0.150	0.157
C	1.346	1.753	0.053	0.069
D	0.330	0.508	0.013	0.020
F	1.194	1.346	0.047	0.053
H	0.170	0.254	0.007	0.010
I	0.050	0.254	0.002	0.010
J	5.791	6.200	0.228	0.244
M	0.400	1.270	0.016	0.050

8-Lead SOP Plastic Package



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min	Max	Min	Max	
A	4.801	5.004	0.189	0.197	
B	3.810	4.000	0.150	0.157	
C	1.346	1.753	0.053	0.069	
D	0.330	0.510	0.013	0.020	
F	1.194	1.346	0.047	0.053	
H	0.170	0.254	0.007	0.010	
I	0.000	0.152	0.000	0.006	
J	5.791	6.200	0.228	0.244	
M	0.406	1.270	0.016	0.050	
Option 1	X	2.000	2.300	0.079	0.091
	Y	2.000	2.300	0.079	0.091
Option 2	X	2.100	2.500	0.083	0.098
	Y	3.000	3.500	0.118	0.138

8-Lead SOP (Exposed Pad) Plastic Package



DETAIL A

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.300	0.008	0.012
D	2.950	3.050	0.116	0.120
D2	2.100	2.350	0.083	0.093
E	2.950	3.050	0.116	0.120
E2	1.350	1.600	0.053	0.063
e	0.650		0.026	
L	0.425	0.525	0.017	0.021

W-Type 8L DFN 3x3 Package

Richtek Technology Corporation

5F, No. 20, Taiyuen Street, Chupei City
 Hsinchu, Taiwan, R.O.C.
 Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.