

## 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


### DESCRIPTION

The T74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfer and shifting occur synchronously with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO).


Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families.




### PIN NAMES

PE	PARALLEL ENABLE INPUT
D <sub>S</sub>	SERIAL DATA INPUT
P <sub>0</sub> -P <sub>3</sub>	PARALLEL DATA INPUTS
E <sub>0</sub>	OUTPUT ENABLE INPUT
CP	CLOCK PULSE (active LOW going edge) INPUT
Q <sub>0</sub> -Q <sub>3</sub>	3-STATE OUTPUTS



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	- 0.5 to 7	V
V <sub>I</sub>	Input Voltage, Applied to Input	- 0.5 to 15	V
V <sub>O</sub>	Output Voltage, Applied to Output	- 0.5 to 10	V
I <sub>I</sub>	Input Current, Into Inputs	- 0.5 to 30	mA
I <sub>O</sub>	Output Current, Into Outputs	60	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS295AXX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = Package type

## TRUTH TABLE - PRESENT OUTPUT STATES AND MODE SELECTION

MODE SELECT — TRUTH TABLE								
OPERATING MODE	INPUTS				OUTPUTS*			
	PE	$\overline{CP}$	D <sub>S</sub>	P <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
Shift Right	l	$\overline{L}$	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
	l	$\overline{L}$	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Parallel Load	h	$\overline{L}$	X	P <sub>n</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>

X = Don't Care  
L = LOW Voltage Level  
H = HIGH Voltage Level

P<sub>n</sub> (Q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

l = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.  
h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

\* The indicated data appears at the Q outputs when E<sub>0</sub> is HIGH. When E<sub>0</sub> is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

## FUNCTIONAL DESCRIPTION


The LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (D<sub>S</sub>) and four Parallel Data outputs (P<sub>0</sub>-P<sub>3</sub>) inputs and four parallel 3-State output buffers (Q<sub>0</sub>-Q<sub>3</sub>). When the parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P<sub>0</sub>-P<sub>3</sub>) into the register synchronously with the HIGH to LOW transition of the Clock (CP). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the D<sub>S</sub> input to register Q<sub>0</sub>, and shifts data from Q<sub>0</sub> to Q<sub>1</sub>, Q<sub>1</sub> to Q<sub>2</sub> and Q<sub>2</sub> to Q<sub>3</sub>. The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State Output buffers are controlled by an active HIGH Output Enable input (E<sub>0</sub>). When the E<sub>0</sub> is

HIGH, the four register outputs appear at the Q<sub>0</sub>-Q<sub>3</sub> outputs. When E<sub>0</sub> is LOW, the outputs are forced to high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e. the input transition on the E<sub>0</sub> input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one devices must be in the high impedance state to avoid high currents that would exceed the maximum rating.

Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
V <sub>IH</sub>	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Inputs	V
V <sub>IL</sub>	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage for All Inputs	V
V <sub>CD</sub>	Input Clamp Diode Voltage		- 0.65	- 1.5	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	V
V <sub>OH</sub>	Output HIGH Voltage	2.4	3.4		V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 2.6 mA V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	V
V <sub>OL</sub>	Output LOW Voltage		0.25	0.4	I <sub>OL</sub> = 4 mA	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table
			0.35	0.5	I <sub>OL</sub> = 8 mA	
I <sub>OZH</sub>	Output Off Current HIGH			20	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.7 V	μA
I <sub>OZL</sub>	Output Off Current LOW			- 20	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V	μA
I <sub>IH</sub>	Input HIGH Current			20 0.1	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	μA mA
I <sub>IL</sub>	Input LOW Current			- 0.4	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	mA
I <sub>OS</sub>	Output Short Circuit Current (note 2)	- 20		- 100	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	mA
I <sub>CC</sub>	Power Supply Current Output HIGH		14	23	V <sub>CC</sub> = MAX, V <sub>CP</sub> =  V <sub>E</sub> = 4.5 V	mA
	Power Supply Current Output HIGH		14	25	V <sub>CC</sub> = MAX, V <sub>CP</sub> = 0 V, V <sub>E</sub> = 0 V	mA

Notes : 1 Conditions for testing, not shown in the table are chosen to guarantee operation under "worst case" conditions.  
 2 Not more than one output should be shorted at a time.  
 (\*) Typical values are at V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25 °C.

AC CHARACTERISTICS : T<sub>A</sub> = 25 °C

Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
f <sub>MAX</sub>	Shift Frequency	30	45		Fig. 1	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Clock to Output		24 16	30 26	Fig. 1	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level		12	18	Figs. 4, 5	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level		14	20	Figs. 3, 5	ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level		17	24	Figs. 3, 5	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level		15	20	Figs. 4, 5	ns
t <sub>w</sub> (CP)	Clock Pulse Width	20			Fig. 1	ns
t <sub>s</sub> (Data)	Set-up Time, Data to Clock	20			Fig. 1	ns
t <sub>s</sub> (Data)	Hold Time, Data to Clock	10				ns
t <sub>s</sub> (PE)	Set-up Time, PE to Clock	20			Fig. 1	ns
t <sub>h</sub> (PE)	Hold Time, PE to Clock	0				ns

## DEFINITION OF TERMS

SET-UP TIME ( $t_s$ ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.


HOLD TIME ( $t_h$ ) - is defined as the minimum time following the clock transition from HIGH to LOW that

the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 1.



\* The data input is  $D_S$  for PE = LOW and  $P_n$  for PE = HIGH.

Figure 2.

