


## General Description

The AON7932 is designed to provide a high efficiency synchronous buck power stage with optimal layout and board space utilization. It includes two specialized MOSFETs in a dual Power DFN3x3A package. The Q1 "High Side" MOSFET is designed to minimize switching losses. The Q2 "Low Side" MOSFET use advance trench technology with a monolithically integrated Schottky to provide excellent  $R_{DS(ON)}$  and low gate charge. The AON7932 is well suited for use in compact DC/DC converter applications.

## Features

	<u>Q1</u>	<u>Q2</u>
$V_{DS}$	30V	30V
$I_D$ (at $V_{GS}=10V$ )	26A	35A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	<20mΩ	<12mΩ
$R_{DS(ON)}$ (at $V_{GS} = 4.5V$ )	<30mΩ	<15mΩ
100% UIS Tested		
100% Rg Tested		



### Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Max Q1	Max Q2	Units
Drain-Source Voltage	$V_{DS}$	30		V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 12$	V
Continuous Drain Current	$I_D$	26	35	A
$T_C=100^\circ C$		16	22	
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	70	110	
Continuous Drain Current	$I_{DSM}$	6.6	8.1	A
$T_A=70^\circ C$		5.3	6.5	
Avalanche Current <sup>C</sup>	$I_{AS}, I_{AR}$	18	17	A
Avalanche Energy L=0.1mH <sup>C</sup>	$E_{AS}, E_{AR}$	16	14	mJ
Power Dissipation <sup>B</sup>	$P_D$	23	25	W
$T_C=100^\circ C$		9	10	
Power Dissipation <sup>A</sup>	$P_{DSM}$	1.4	1.4	W
$T_A=70^\circ C$		0.9	0.9	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150		°C

### Thermal Characteristics

Parameter	Symbol	Typ Q1	Max Q1	Typ Q2	Max Q2	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	40	50	40	50	°C/W
Maximum Junction-to-Ambient <sup>A,D</sup>		70	90	70	90	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	4.5	5.4	4.2	5	°C/W

**Q1 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	30			V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			1 5	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.9	2.4	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	70			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=6.6\text{A}$ $T_J=125^\circ\text{C}$		16 24	20 29	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=5.3\text{A}$		23	30	$\text{m}\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=6.6\text{A}$		33		S
$V_{\text{SD}}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.75	1	V
$I_S$	Maximum Body-Diode Continuous Current				20	A
<b>DYNAMIC PARAMETERS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$	300	380	460	pF
$C_{\text{oss}}$	Output Capacitance		110	160	210	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		7	13	22	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.7	1.5	2.3	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=6.6\text{A}$		5.4	6.5	nC
$Q_g(4.5\text{V})$	Total Gate Charge			2.3		nC
$Q_{\text{gs}}$	Gate Source Charge			1.3		nC
$Q_{\text{gd}}$	Gate Drain Charge			1		nC
$t_{\text{D(on)}}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=2.3\Omega, R_{\text{GEN}}=3\Omega$		10		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{\text{D(off)}}$	Turn-Off Delay Time			15		ns
$t_f$	Turn-Off Fall Time			5		ns
$t_{\text{rr}}$	Body Diode Reverse Recovery Time	$I_F=6.6\text{A}, dI/dt=500\text{A}/\mu\text{s}$	6.8	8.5	10.2	ns
$Q_{\text{rr}}$	Body Diode Reverse Recovery Charge	$I_F=6.6\text{A}, dI/dt=500\text{A}/\mu\text{s}$	12.8	16	19.2	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_b$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. The maximum current rating is limited by package.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $TA=25^\circ\text{C}$ .

**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)









Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

**Q1-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**


**Q2 Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$I_D=10\text{mA}$ , $V_{GS}=0\text{V}$	30			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$ , $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			0.5 500	mA
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}$ , $V_{GS} = \pm 12\text{V}$			100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_D=250\mu\text{A}$	1.1	1.6	2.1	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=10\text{V}$ , $V_{DS}=5\text{V}$	110			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}$ , $I_D=8.1\text{A}$ $T_J=125^\circ\text{C}$		10 15	12 18	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=6.5\text{A}$		12	15	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}$ , $I_D=8.1\text{A}$		50		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}$ , $V_{GS}=0\text{V}$		0.45	0.7	V
$I_S$	Maximum Body-Diode Continuous Current				30	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=15\text{V}$ , $f=1\text{MHz}$	810	1020	1230	pF
$C_{oss}$	Output Capacitance		77	111	150	pF
$C_{rss}$	Reverse Transfer Capacitance		45	75	130	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}$ , $V_{DS}=0\text{V}$ , $f=1\text{MHz}$	0.5	1	1.5	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $I_D=8.1\text{A}$		19	23	nC
$Q_g(4.5\text{V})$	Total Gate Charge			9		nC
$Q_{gs}$	Gate Source Charge			4		nC
$Q_{gd}$	Gate Drain Charge			3		nC
$t_{D(\text{on})}$	Turn-On Delay Time	$V_{GS}=10\text{V}$ , $V_{DS}=15\text{V}$ , $R_L=1.8\Omega$ , $R_{\text{GEN}}=3\Omega$		11		ns
$t_r$	Turn-On Rise Time			5		ns
$t_{D(\text{off})}$	Turn-Off Delay Time			29		ns
$t_f$	Turn-Off Fall Time			6		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=8.1\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	4	5.4	7	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=8.1\text{A}$ , $dI/dt=500\text{A}/\mu\text{s}$	4	5.3	7	nC

A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_b$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 12: Single Pulse Avalanche capability  
(Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note G)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note G)

**Q2-CHANNEL: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 17: Diode Reverse Leakage Current vs.  
Junction Temperature




Figure 18: Diode Forward voltage vs. Junction  
Temperature




Figure 19: Diode Reverse Recovery Charge and Peak  
Current vs. Conduction Current




Figure 20: Diode Reverse Recovery Time and  
Softness Factor vs. Conduction Current




Figure 21: Diode Reverse Recovery Charge and Peak  
Current vs. di/dt






Figure 22: Diode Reverse Recovery Time and  
Softness Factor vs. di/dt


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

