



### Power MOSFET

| PRODUCT SUMMARY           |                         |
|---------------------------|-------------------------|
| $V_{DS}$ (V)              | - 250                   |
| $R_{DS(on)}$ ( $\Omega$ ) | $V_{GS} = - 10$ V   3.0 |
| $Q_g$ (Max.) (nC)         | 14                      |
| $Q_{gs}$ (nC)             | 3.1                     |
| $Q_{gd}$ (nC)             | 6.8                     |
| Configuration             | Single                  |

#### FEATURES

- P-Channel
- Surface Mount (IRFR9214/SiHFR9214)
- Straight Lead (IRFU9214/SiHFU9214)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead (Pb)-free Available



Available  
**RoHS\***  
COMPLIANT

#### DESCRIPTION



Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

**DPAK**  
(TO-252)



**IPAK**  
(TO-251)



| ORDERING INFORMATION |               |                             |                            |               |
|----------------------|---------------|-----------------------------|----------------------------|---------------|
| Package              | DPAK (TO-252) | DPAK (TO-252)               | DPAK (TO-252)              | IPAK (TO-251) |
| Lead (Pb)-free       | IRFR9214PbF   | IRFR9214TRLPbF <sup>a</sup> | IRFR9214TRPbF <sup>a</sup> | IRFU9214PbF   |
|                      | SiHFR9214-E3  | SiHFR9214TL-E3 <sup>a</sup> | SiHFR9214T-E3 <sup>a</sup> | SiHFU9214-E3  |
| SnPb                 | IRFR9214      | IRFR9214TRL <sup>a</sup>    | IRFR9214TR <sup>a</sup>    | IRFU9214      |
|                      | SiHFR9214     | SiHFR9214TL <sup>a</sup>    | SiHFR9214T <sup>a</sup>    | SiHFU9214     |

**Note**

a. See device orientation.

| ABSOLUTE MAXIMUM RATINGS $T_C = 25$ °C, unless otherwise noted |                    |                |                |                  |      |
|--|--------------------|----------------|----------------|------------------|------|
| PARAMETER  | SYMBOL             |                | LIMIT          | UNIT             |      |
| Drain-Source Voltage   | $V_{DS}$           |                | - 250          | V                |      |
| Gate-Source Voltage  | $V_{GS}$           |                | $\pm 20$       |                  |      |
| Continuous Drain Current                                       | $V_{GS}$ at - 10 V | $T_C = 25$ °C  | - 2.7          | A                |      |
|  |                    | $T_C = 100$ °C | - 1.7          |                  |      |
| Pulsed Drain Current <sup>a</sup>                              | $I_{DM}$           |                | - 11           |                  |      |
| Linear Derating Factor   |                    |                | 0.40           | W/°C             |      |
| Single Pulse Avalanche Energy <sup>b</sup>                     | $E_{AS}$           |                | 100            | mJ               |      |
| Repetitive Avalanche Current <sup>a</sup>                      | $I_{AR}$           |                | - 2.7          | A                |      |
| Repetitive Avalanche Energy <sup>a</sup>                       | $E_{AR}$           |                | 5.0            | mJ               |      |
| Maximum Power Dissipation                                      | $T_C = 25$ °C      |                | $P_D$          | 50               | W    |
| Peak Diode Recovery $dV/dt^c$                                  |                    |                | $dV/dt$        | - 5.0            | V/ns |
| Operating Junction and Storage Temperature Range               |                    |                | $T_J, T_{stg}$ | - 55 to + 150    | °C   |
| Soldering Recommendations (Peak Temperature)                   | for 10 s           |                |                | 260 <sup>d</sup> |      |

| THERMAL RESISTANCE RATINGS                           |            |      |      |      |      |
|--|------------|------|------|------|------|
| PARAMETER  | SYMBOL     | MIN. | TYP. | MAX. | UNIT |
| Maximum Junction-to-Ambient                          | $R_{thJA}$ | -    | -    | 110  | °C/W |
| Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup> | $R_{thJA}$ | -    | -    | 50   |      |
| Maximum Junction-to-Case (Drain)                     | $R_{thJC}$ | -    | -    | 2.5  |      |

**Note**

a. When mounted on 1" square PCB (FR-4 or G-10 material).

| SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$ , unless otherwise noted |                     |  |  |       |        |           |               |
|--|---------------------|--|--|-------|--------|-----------|---------------|
| PARAMETER  | SYMBOL              | TEST CONDITIONS  |  | MIN.  | TYP.   | MAX.      | UNIT          |
| <b>Static</b>  |                     |  |  |       |        |           |               |
| Drain-Source Breakdown Voltage   | $V_{DS}$            | $V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$   |  | - 250 | -      | -         | V             |
| $V_{DS}$ Temperature Coefficient   | $\Delta V_{DS}/T_J$ | Reference to $25\text{ }^\circ\text{C}$ , $I_D = -1\text{ mA}$   |  | -     | - 0.25 | -         | V/°C          |
| Gate-Source Threshold Voltage  | $V_{GS(th)}$        | $V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$   |  | - 2.0 | -      | - 4.0     | V             |
| Gate-Source Leakage  | $I_{GSS}$           | $V_{GS} = \pm 20\text{ V}$   |  | -     | -      | $\pm 100$ | nA            |
| Zero Gate Voltage Drain Current  | $I_{DSS}$           | $V_{DS} = -250\text{ V}, V_{GS} = 0\text{ V}$  |  | -     | -      | - 100     | $\mu\text{A}$ |
|  |                     | $V_{DS} = -200\text{ V}, V_{GS} = 0\text{ V}, T_J = 125\text{ }^\circ\text{C}$   |  | -     | -      | - 500     |               |
| Drain-Source On-State Resistance   | $R_{DS(on)}$        | $V_{GS} = -10\text{ V}$  | $I_D = -1.7\text{ A}^b$  | -     | -      | 3.0       | $\Omega$      |
| Forward Transconductance   | $g_{fs}$            | $V_{DS} = -50\text{ V}, I_D = -1.7\text{ A}$   |  | 0.9   | -      | -         | S             |
| <b>Dynamic</b>   |                     |  |  |       |        |           |               |
| Input Capacitance  | $C_{iss}$           | $V_{GS} = 0\text{ V}, V_{DS} = -25\text{ V}, f = 1.0\text{ MHz}$ , see fig. 5  |  | -     | 220    | -         | pF            |
| Output Capacitance   | $C_{oss}$           |  |  | -     | 75     | -         |               |
| Reverse Transfer Capacitance   | $C_{rss}$           |  |  | -     | 11     | -         |               |
| Total Gate Charge  | $Q_g$               | $V_{GS} = -10\text{ V}$  | $I_D = -1.7\text{ A}, V_{DS} = -200\text{ V}$ , see fig. 6 and 13 <sup>b</sup> | -     | -      | 14        | nC            |
| Gate-Source Charge   | $Q_{gs}$            |  |  | -     | -      | 3.1       |               |
| Gate-Drain Charge  | $Q_{gd}$            |  |  | -     | -      | 6.8       |               |
| Turn-On Delay Time   | $t_{d(on)}$         | $V_{DD} = -125\text{ V}, I_D = -1.7\text{ A}, R_G = 21\text{ }\Omega, R_D = 70\text{ }\Omega$ , see fig. 10 <sup>b</sup>                               |  | -     | 11     | -         | ns            |
| Rise Time  | $t_r$               |  |  | -     | 14     | -         |               |
| Turn-Off Delay Time  | $t_{d(off)}$        |  |  | -     | 20     | -         |               |
| Fall Time  | $t_f$               |  |  | -     | 17     | -         |               |
| Internal Drain Inductance  | $L_D$               | Between lead, 6 mm (0.25") from package and center of die contact  |  | -     | 4.5    | -         | nH            |
| Internal Source Inductance   | $L_S$               |  |  | -     | 7.5    | -         |               |
| <b>Drain-Source Body Diode Characteristics</b>                           |                     |  |  |       |        |           |               |
| Continuous Source-Drain Diode Current                                    | $I_S$               | MOSFET symbol showing the integral reverse p - n junction diode    |  | -     | -      | - 2.7     | A             |
| Pulsed Diode Forward Current <sup>a</sup>                                | $I_{SM}$            |  |  | -     | -      | - 11      |               |
| Body Diode Voltage   | $V_{SD}$            | $T_J = 25\text{ }^\circ\text{C}, I_S = -2.7\text{ A}, V_{GS} = 0\text{ V}^b$   |  | -     | -      | - 5.8     | V             |
| Body Diode Reverse Recovery Time   | $t_{rr}$            | $T_J = 25\text{ }^\circ\text{C}, I_F = -1.7\text{ A}, dI/dt = 100\text{ A}/\mu\text{s}^b$  |  | -     | 150    | 220       | ns            |
| Body Diode Reverse Recovery Charge                                       | $Q_{rr}$            |  |  | -     | 870    | 1300      | nC            |
| Forward Turn-On Time   | $t_{on}$            | Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )  |  |       |        |           |               |



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



# IRFR9214, IRFU9214, SiHFR9214, SiHFU9214

KERSEMI




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



## Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = -5\text{ V}$  for logic level and  $-3\text{ V}$  drive devices

**Fig. 14 - For P-Channel**