

UT7R995 RadHard Clock Generator

Advanced Data Sheet
 March 21, 2005



FEATURES:

- +3.3V Core Power Supply
- +2.5V or +3.3V Clock Output Power Supply
 - Independent Clock Output Bank Power Supplies
- Output frequency range: 6 MHz to 200 MHz
- Output-output skew < 100 ps
- Cycle-cycle jitter < 100 ps
- ± 2% maximum output duty cycle
- Eight LVTTTL outputs with selectable drive strength
- Selectable positive- or negative-edge synchronization
- Selectable phase-locked loop (PLL) frequency range and lock indicator
- Phase adjustments in 625 to 1300 ps steps up to ± 7.8 ns
- (1-6,8,10,12) x multiply and (1/2,1/4) x divide ratios
- Compatible with Spread-Spectrum reference clocks
- Power-down mode
- Selectable reference input divider
- Radiation performance
 - Total-dose tolerance: 100 krad (Si) to >1 Mrad (Si)
 - SEL Immune > 109 MeV-cm²/mg
 - SEU Saturated Cross Section: 1E-8cm²/device
 - SEU LET_{onset}: 109 MeV-cm²/mg
- Military temperature range: -55°C to +125°C
- Packaging options:
 - 48-Lead Ceramic Flatpack
 - 49-Pin Ceramic CGA (PENDING)
- Standard Microcircuit Drawing: 5962-05214
 - QML-Q and QML-V compliant part

INTRODUCTION:

The UT7R995 is a low-voltage, low-power, eight-output, 6-to-200 MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high-performance microprocessor and communication systems. The user programs both the frequency and the phase of the output banks through nF[1:0] and DS[1:0] pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Connect any one of the outputs to the feedback input to achieve different reference frequency multiplication and division ratios. The device also features split output bank power supplies which enable the user to run two banks (1Qn and 2Qn) at a power supply level different from that of the other 2 banks (3Qn and 4Qn). The ternary PE/HD pin controls the synchronization of output signals to either the rising or the falling edge of the reference clock and selects the drive strength of the output buffers. The UT7R995 interfaces to either a digital clock reference or a quartz crystal. The flexible reference interface maximizes the number of reference options available to the user.

	1	2	3	4	5	6	7
A	V _{SS}	PE/HD	3F1	PD/DIV	4F1	FS	V _{SS}
B	V _{SS}	V _{DD}	3F0	sOE	4F0	V _{DD}	V _{SS}
C	3Q0	3Q1	V _{DD} Q3	XTAL1	V _{DD} Q4	4Q1	4Q0
D	V _{DD}	V _{SS}	V _{SS}	FB	V _{DD}	V _{SS}	V _{DD}
E	2Q0	2Q1	V _{DD} Q1	XTAL2	V _{DD} Q1	1Q1	1Q0
F	V _{SS}	V _{DD}	2F0	LOCK	1F0	V _{DD}	V _{SS}
G	V _{SS}	DS0	2F1	DS1	1F1	TEST	V _{SS}

Figure 1a. 49-Pin Ceramic CGA (9mm x 9mm)




Figure 1b. 48-Lead Ceramic Flatpack Pin Description




Figure 2. UT7R995 Block Diagram

1.0 DEVICE CONFIGURATION:

The outputs of the UT7R995 can be configured to run at frequencies ranging from 6 MHz to 200 MHz. Each output bank has the ability to run at separate frequencies and with various phase skew. Depending upon the output used for feedback to the PLL, numerous clock division and multiplication options exist.

The following discussion and list of tables will summarize the available configuration options for the UT7R995. Tables 1 through 11, are relevant to the following configuration discussions.

- Table 1. Feedback Divider Settings (N-factor)**
- Table 2. Reference Divider Settings (R-Factor)**
- Table 3. Output Divider Settings - Bank 3 (K-factor)**
- Table 4. Output Divider Settings - Bank 4 (M-Factor)**
- Table 5. Frequency Divider Summary**
- Table 6. Calculating Output Frequency Settings**
- Table 7. Frequency Range Select**
- Table 8. Multiplication Factor (MF) Calculation**
- Table 9. Output Skew Settings**
- Table 10: Signal Propagation Delays in Various Media**
- Table 11. PE/HD Settings**
- Table 12. Power Supply Constraints**

1.1 Divider Configuration Settings:

The feedback input divider is controlled by the 3-level DS[1:0] pins as indicated in Table 1 and the reference input divider is controlled by the 3-level $\overline{\text{PD}}/\text{DIV}$ pin as indicated in Table 2. Although the Reference divider will continue to operate when the UT7R995 is in the standard TEST mode of operation, the Feedback Divider will not be available.

Table 1: Feedback Divider Settings (N-factor)

DS[1:0]	Feedback Input Divider - (N)	Permitted Output Divider (K or M) Connected to FB
LL	2	1 or 2
LM	3	1
LH	4	1, 2, or 4
ML	5	1 or 2
MM	1	1, 2, or 4
MH	6	1 or 2
HL	8	1 or 2
HM	10	1
HH	12	1

Table 2: Reference Divider Settings (R-factor)

$\overline{\text{PD}}/\text{DIV}$	Operating Mode	Reference Input Divider - (R)
LOW ¹	Powered Down	Not Applicable
MID	Normal Operation	2
HIGH	Normal Operation	1

Note: 1. When $\overline{\text{PD}}/\text{DIV} = \text{LOW}$, the device enters power-down mode.

In addition to the reference and feedback dividers, the UT7R995 includes output dividers on Bank 3 and Bank 4, which are controlled by 3F[1:0] and 4F[1:0] as indicated in Tables 3 and 4, respectively.

Table 3: Output Divider Settings - Bank 3 (K-factor)

3F(1:0)	Bank 3 Output Divider - (K)
LL	2
HH	4
Other ¹	1

Note: 1. These states are used to program the phase of the respective banks. Please see Equation 1 along with Tables 8 and 9.

Table 4: Output Divider Settings - Bank 4 (M-factor)

4F(1:0)	Bank 4 Output Divider (M)
LL	2
Other ¹	1

Note: 1. These states are used to program the phase of the respective banks. Please see Equation 1 along with Tables 8 and 9.

Each of the four divider options and their respective settings are summarized in Table 5. By applying the divider options in Table 5 to the calculations shown in Table 6, the user determines the proper clock frequency for every output bank.

Table 5: Frequency Divider Summary

Division Factors	Available Divider Settings
N	1, 2, 3, 4, 5, 6, 8, 10, 12
R	1, 2
K	1, 2, 4
M	1, 2

Table 6: Calculating Output Frequency Settings

Configuration	Output Frequency		
	1Q[1:0] ¹ and 2Q[1:0] ¹	3Q[1:0]	4Q[1:0]
1Qn or 2Qn	$(N/R) * f_{XTAL}$	$(N/R) * (1/K) * f_{XTAL}$	$(N/R) * (1/M) * f_{XTAL}$
3Qn	$(N/R) * K * f_{XTAL}$	$(N/R) * f_{XTAL}$	$(N/R) * (K/M) * f_{XTAL}$
4Qn	$(N/R) * M * f_{XTAL}$	$(N/R) * (M/K) * f_{XTAL}$	$(N/R) * f_{XTAL}$

Notes:

1. These outputs are undivided copies of the VCO clock. Therefore, the formulas in this column can be used to calculate the nominal VCO operating frequency (f_{NOM}) at a given reference frequency (f_{XTAL}) and the divider and feedback configuration. The user must select a configuration and a reference frequency that will generate a VCO frequency that is within the range specified by FS pin. Please see Table 7.

1.2 Frequency Range and Skew Selection:

The PLL in the UT7R995 operates within three nominal frequency ranges. Each of which is selectable by the user through the 3-level FS control pin. The selected FS settings given in Table 7 determine the nominal operating frequency range of the divide-by-one outputs of the UT7R995. Reference the first column of equation in Table 6 to calculate the value of f_{NOM} for any given feedback clock.

Table 7: Frequency Range Select

FS	Nominal PLL Frequency Range (f_{NOM})
L	24 to 50 MHz
M	48 to 100MHz
H	96 to 200 MHz

Selectable output skew is in discrete increments of time unit (t_U). The value of t_U is determined by the FS setting and the maximum nominal frequency. The equation to be used to determine the t_U value is as follows:

Equation 1.
$$t_U = \frac{1}{(f_{NOM} * MF)}$$

The f_{NOM} term, selected by the FS signal, is found in Table 7, and the multiplication factor (MF), also determined by FS, is shown in Table 8.

After calculating the time unit (t_U) based on the nominal PLL frequency (f_{NOM}) and multiplication factor (MF), the circuit designer plans routing requirements of each clock output and its respective destination receiver. With an understanding of signal propagation delays through a conductive medium (see Table 10), the designer specifies trace lengths which ensure a signal propagation delay that is equal to one of the t_U multiples show in Table 9. For each output bank, the t_U skew factors are selected with the tri-level, bank-specific, nF[1:0] pins.

Table 8: MF Calculation

FS	MF	f_{NOM} at which t_U is 1.0ns
L	32	31.25 MHz
M	16	62.5 MHz
H	8	125 MHz

Table 9: Output Skew Settings

nF[1:0]	Skew 1Q[1:0], 2Q[1:0]	Skew 3Q[1:0]	Skew 4Q[1:0]
LL ^{1,2}	-4t _U	Divide by 2	Divide by 2
LM	-3t _U	-6t _U	-6t _U
LH	-2t _U	-4t _U	-4t _U
ML	-1t _U	-2t _U	-2t _U
MM	Zero Skew	Zero Skew	Zero Skew
MH	+1t _U	+2t _U	+2t _U
HL	+2t _U	+4t _U	+4t _U
HM	+3t _U	+6t _U	+6t _U
HH ²	+4t _U	Divide by 4	Inverted ³

Notes:

1. nF[1:0] = LL disables bank specific outputs if TEST=MID and \overline{sOE} = HIGH.
2. When TEST=MID or HIGH, the Divide-by-2, Divide-by-4, and Inversion options function as defined in Table 9.
3. When 4Q[1:0] are set to run inverted (4F[1:0] = HH), \overline{sOE} disables these outputs HIGH when PE/HD = HIGH or MID, \overline{sOE} disables them LOW when PE/HD = LOW.

Table 10: Examples of Common Signal Propagation Delays found in Various Mediums

Medium	Propagation Delay (ps/inch)	Dielectric Constant
Air (Radio Waves)	85	1.0
Coax. Cable (75% Velocity)	113	1.8
Coax. Cable (66% Velocity)	129	2.3
FR4 PCB, Outer Trace	140 - 180	2.8 - 4.5
FR4 PCB, Inner Trace	180	4.5
Alumina PCB, Inner Trace	240 - 270	8 - 10

IN DEVELOPMENT




Figure 3. Typical Outputs with FB Connected to a Zero-Skewed Output

A graphical summary of Table 9 is shown in Figure 3. The drawing assumes that the FB input is driven by a clock output programmed with zero skew. Depending upon the state of the nF[1:0] pins the respective clocks will be skewed, divided, or inverted relative the feedback output as shown in Figure 3.

1.3 Output Drive, Synchronization, and Power Supplies:

The UT7R995 employs flexible output buffers providing the user with selectable drive strengths, independent power supplies, and synchronization to either edge of the reference input. Using the 3-level PE/HD pin, the user selects the reference edge synchronization and the output drive strength for all clock outputs. The options for edge synchronization and output drive strength selected by the PE/HD pin are listed in Table 11.

When the outputs are configured for low drive operation, they will provide a minimum 12mA of drive current regardless of the selected output power supply. If the outputs are configured for high drive operation, they will provide a minimum 24mA of drive current under a 3.3V power supply and 20mA when powered from a 2.5V supply.

Table 11: PE/HD Settings

PE/HD	Synchronization	Output Drive Strength ¹
L	Negative	Low Drive
M	Positive	High Drive
H	Positive	Low Drive

Notes:

1. Please refer to "DC Parameters" section for I_{OH}/I_{OL} specifications.

The UT7R995 features split power supply buses for Banks 1 and 2, Bank 3, and Bank 4. These independent power supplies enable the user to obtain both 3.3V and 2.5V output signals from one UT7R995 device. The core power supply (V_{DD}) must run from a 3.3V power supply. Table 12 summarizes the power supply operations available with the UT7R995.

Table 12: Power Supply Constraints

V _{DD}	V _{DDQ1} ^{1,2}	V _{DDQ3} ^{1,2}	V _{DDQ4} ¹
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V

Notes:

1. Please refer to "DC Parameters" section for I_{OH}/I_{OL} specifications.

1.4 Oscillator Characteristics:

The UT7R995 accepts a quartz crystal oscillator, ceramic resonator, or 3.3V digital clock. XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 3. To drive the UT7R995 from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 4.




Figure 4. Oscillator I/F
C1, C2 = 30pF ± 10pF for Crystals.
Select crystal with 20pF parallel load capacitance.




Figure 5. External Clock Drive Configuration

2.0 RADIATION HARDNESS:

The UT7R995 incorporates special features ensuring its operation in radiation intensive environments.

Table 13: Radiation Hardness Design Specifications

Parameter	Limit	Units
Total Ionizing Dose (TID)	>1E6	rads(Si)
Single Event Latchup (SEL) ^{1,2}	>109	MeV-cm ² /mg
SEU Saturated Cross-Section (σ _{sat})	1.0E-8	cm ² /device
Onset Single Event Upset (SEU) LET Threshold ³	109	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²
Dose Rate Upset	TBD	rads(Si)/sec
Dose Rate Survivability	TBD	rads(Si)/sec

Notes:

1. The UT7R995 is immune to latchup to particles >109 MeV-cm²/mg.
2. Worst case temperature and voltage of T_C = +125°C, V_{DD} = 3.6V, V_{DDQ1/Q3/Q4} = 3.6V for SEL.
3. Worst case temperature and voltage of T_C = +25°C, V_{DD} = 3.0V, V_{DDQ1/Q3/Q4} = 3.0V for SEU.
4. Adams 90% worst case particle environment, Geosynchronous orbit, 100mils of Aluminum shielding.

Table 14: Weibull and Device Parameters (256 Registers¹)

Parameter	Limit	Units
Shape Parameter	TBD	--
Width Parameter	TBD	--
Structural Cross-Section (σ)	1.0E-8	cm ² /device
Onset LET	109	MeV-cm ² /mg
Depletion Depth	TBD	μm
Funnel Depth	TBD	μm

Notes:

1. All SEU data specified in this datasheet is based on the storage elements used in the UT7R995. For a detailed white paper study of Single Event Transient (SET) effects on the phase-locked loop (PLL), please contact Aeroflex Colorado Springs at 719-594-8048.

3.0 PIN DESCRIPTION

Flatpack Pin No.	CGA Pin No.	Name	I/O	Type	Description																
37	A4	XTAL1	I	LVTTL	Crystal or single ended reference input. If used with a crystal, the second pin on the crystal must be connected to XTAL2. If a singled ended reference clock is supplied to this pin, then XTAL2 should be left unconnected.																
36	E4	XTAL2	O	LVTTL	Feedback output from the on-board crystal oscillator. When a crystal is used to supply the reference frequency for the UT7R995, this pin must be connected to the second terminal of the crystal resonator. If a single-ended reference clock is supplied to XTAL1, then this output should be left unconnected.																
13	D4	FB	I	LVTTL	Feedback input for the PLL.																
28	G6	TEST ¹	I	3-Level	Built-in test control signal. When Test is set to the MID or HIGH level, it disables the PLL and the XTAL1 reference frequency is driven to all outputs (except for the conditions described in note 2). Set Test LOW for normal operation.																
3	B4	$\overline{\text{sOE}}$	I	LVTTL	<p>Synchronous Output Enable. The $\overline{\text{sOE}}$ input is used to synchronously enable/disable the output clocks. Each clock output that is controlled by the $\overline{\text{sOE}}$ pin is synchronously enabled/disabled by the individual output clock. When HIGH, $\overline{\text{sOE}}$ disables all clocks except 2Q0 and 2Q1. When disabled, 1Q0, 1Q1, 3Q0, and 3Q1 will always enter a LOW state when PE/HD is MID or HIGH, and they will disable into a HIGH state when PE/HD is LOW.</p> <p>The disabled state of 4Q0 and 4Q1 is dependant upon the state of PE/HD and 4F[1:0]. The following table illustrates the disabled state of bank 4 outputs as they are controlled by the state of PE/HD and 4F[1:0].</p> <table border="1"> <thead> <tr> <th>PE/HD</th> <th>4F[1:0]*</th> <th>4Q0</th> <th>4Q1</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>HH</td> <td>LOW</td> <td>LOW</td> </tr> <tr> <td>MID</td> <td>HH</td> <td>HIGH</td> <td>HIGH</td> </tr> <tr> <td>HIGH</td> <td>HH</td> <td>HIGH</td> <td>HIGH</td> </tr> </tbody> </table> <p>*All other combinations of 4F[1:0] will result in 4Q0 and 4Q1 disabling into a LOW state when PE/HD is MID or HIGH, and they will disable into a HIGH state when PE/HD is LOW.</p> <p>When TEST is held at the MID level and $\overline{\text{sOE}}$ is HIGH, the nF[1:0] pins act as individual output enable/disable controls for each output bank, excluding bank 2. Setting both nF[1:0] signals LOW disables the corresponding output bank.</p> <p>Set $\overline{\text{sOE}}$ LOW to place the UT7R995 RadClock™ outputs into their normal operating modes.</p>	PE/HD	4F[1:0]*	4Q0	4Q1	LOW	HH	LOW	LOW	MID	HH	HIGH	HIGH	HIGH	HH	HIGH	HIGH
PE/HD	4F[1:0]*	4Q0	4Q1																		
LOW	HH	LOW	LOW																		
MID	HH	HIGH	HIGH																		
HIGH	HH	HIGH	HIGH																		
1, 2, 24, 25, 26, 27, 47, 48	A3, A5, B3, B5, F3, F5, G3, G5	nF[1:0]	I	3-Level	Output divider and phase skew selection for each output bank. Please see Tables 3, 4, 5, 6, and 9 for a complete explanation of the nF[1:0] control functions and their effects on output frequency and skew.																
46	A6	FS	I	3-Level	VCO operating frequency range selection. Please see Tables 7 and 8.																

Flatpack Pin No.	CGA Pin No.	Name	I/O	Type	Description												
8, 9, 17, 18, 31, 32, 41, 42	C1, C2, C6, C7, E1, E2, E6, E7	nQ[1:0]	O	LVTTL	Four clock banks of two outputs each. Please see Table 6 for frequency settings and Table 9 for skew settings.												
22, 23	G2, G4	DS[1:0]	I	3-Level	Feedback input divider selection. Please see Table 1 for a summary of the feedback input divider settings.												
5	A2	PE/HD	I	3-Level	<p>Positive/negative edge control and high/low output drive strength selection. The PE portion of this pin controls which edge of the reference input synchronizes the clock outputs. The HD portion of this pin controls the drive strength of the output clock buffers. The following table summarizes the effects of the PE/HD pin during normal operation.</p> <table border="1"> <thead> <tr> <th>PE/HD</th> <th>Synchronization</th> <th>Output Drive Strength</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>Negative Edge</td> <td>Low Drive</td> </tr> <tr> <td>MID</td> <td>Positive Edge</td> <td>High Drive</td> </tr> <tr> <td>HIGH</td> <td>Positive Edge</td> <td>Low Drive</td> </tr> </tbody> </table> <p>Low drive strength outputs provide 12mA of drive strength while the high drive condition results in 24mA of current drive. Output banks operating from a 2.5V power supply guarantee a high drive of 20mA.</p>	PE/HD	Synchronization	Output Drive Strength	LOW	Negative Edge	Low Drive	MID	Positive Edge	High Drive	HIGH	Positive Edge	Low Drive
PE/HD	Synchronization	Output Drive Strength															
LOW	Negative Edge	Low Drive															
MID	Positive Edge	High Drive															
HIGH	Positive Edge	Low Drive															
4	A4	$\overline{\text{PD}}/\text{DIV}$	I	3-Level	<p>Power down and reference divider control. This dual function pin controls the power down operation and selects the input reference divider. The following table summarizes the operating states controlled by the PD/DIV pin.</p> <table border="1"> <thead> <tr> <th>$\overline{\text{PD}}/\text{DIV}$</th> <th>Operating Mode</th> <th>Input Reference Divider</th> </tr> </thead> <tbody> <tr> <td>LOW</td> <td>Powered Down</td> <td>N/A</td> </tr> <tr> <td>MID</td> <td>Normal Operation</td> <td>$\div 2$</td> </tr> <tr> <td>HIGH</td> <td>Normal Operation</td> <td>$\div 1$</td> </tr> </tbody> </table>	$\overline{\text{PD}}/\text{DIV}$	Operating Mode	Input Reference Divider	LOW	Powered Down	N/A	MID	Normal Operation	$\div 2$	HIGH	Normal Operation	$\div 1$
$\overline{\text{PD}}/\text{DIV}$	Operating Mode	Input Reference Divider															
LOW	Powered Down	N/A															
MID	Normal Operation	$\div 2$															
HIGH	Normal Operation	$\div 1$															
20	F4	LOCK	O	LVTTL	PLL lock indication signal. A HIGH state indicates that the PLL is in a locked condition. A LOW state indicates that the PLL is not locked and the outputs may not be synchronized to the input.												
43	C5	V_{DDQ4}^2	PWR	Power	Power supply for Bank 4 output buffers. Please see Table 12 for supply level constraints.												
7	C3	V_{DDQ3}^2	PWR	Power	Power supply for Bank 3 output buffers. Please see Table 12 for supply level constraints.												
19, 30	E3, E5	V_{DDQ1}^2	PWR	Power	Power supply for Bank 1 and Bank 2 output buffers. Please see Table 12 for supply level constraints.												
6, 12, 14, 35, 38	B3, B6, D1, D5, D7, F2, F6	V_{DD}^2	PWR	Power	Power supply for internal circuitry. Please see Table 12 for supply level constraints.												
10, 11, 15, 16, 21, 29, 33, 34, 39, 40, 44, 45	A1, A7, B1, B7, D2, D3, D6, F1, F7, G1, G7	V_{SS}	PWR	Power	Ground												

Notes:

- When TEST = MID and $\overline{\text{sOE}} = \text{HIGH}$, the PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections remain in effect unless nF[1:0] = LL.
- A bypass capacitor (0.1μF) should be placed as close as possible to each positive power pin (<0.2"). An additional 1μF capacitor should be located within 0.2" of the output bank power supplies (V_{DDQ1} , V_{DDQ3} , and V_{DDQ4}). If these bypass capacitors are not close to the pins, their high frequency filtering characteristics will be cancelled by the lead inductance of the traces.

4.0 ABSOLUTE MAXIMUM RATINGS:¹

(Referenced to V_{SS})

Symbol	Description	Limits	Units
V_{DD}	Core Power Supply Voltage	-0.3 to 4.0	V
V_{DDQ1} , V_{DDQ3} , and V_{DDQ4}	Output Bank Power Supply Voltage	-0.3 to 4.0	V
V_{IN}	Voltage Any Input Pin	-0.3 to $V_{DD} + 0.3$	V
V_{OUT}	Voltage Any Clock Bank Output	-0.3 to $V_{DDQn} + 0.3$	V
V_O	Voltage on XTAL2 and LOCK Outputs	-0.3 to $V_{DD} + 0.3$	V
I_I	DC Input Current	± 10	mA
P_D	Maximum Power Dissipation	1	W
T_{STG}	Storage Temperature	-65 to +150	°C
T_J	Maximum Junction Temperature ²	+150	°C
Θ_{JC}	Thermal Resistance, Junction to Case	15	°C/W
ESD_{HBM}	ESD Protection (Human Body Model) - Class II	3500	V

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.

5.0 RECOMMENDED OPERATING CONDITIONS:

Symbol	Description	Limits	Units
V_{DD}	Core Operating Voltage	3.0 to 3.6	V
V_{DDQ1} , V_{DDQ3} , and V_{DDQ4}	Output Bank Operating Voltage	2.25 to 3.6	V
V_{IN}	Voltage Any Configuration and Control Input	0 to V_{DD}	V
V_{OUT}	Voltage Any Bank Output	0 to V_{DDQn}	V
T_C	Case Operating Temperature	-55 to +125	°C

6.0 DC INPUT ELECTRICAL CHARACTERISTICS (Pre- and Post-Radiation)*

($V_{DD} = +3.3V \pm 0.3V$; $T_C = -55^\circ C$ to $+125^\circ C$)

Symbol	Description	Conditions	Min.	Max.	Units
V_{IH}^1	High-level input voltage (XTAL1, FB and \overline{sOE} inputs)		2.0	--	V
V_{IL}^1	Low-level input voltage (XTAL1, FB and \overline{sOE} inputs)		--	0.8	V
$V_{IHH}^{1,2}$	High-level input voltage		$V_{DD} - 0.6$	--	V
$V_{IMM}^{1,2}$	Mid-level input voltage		$V_{DD} \div 2 - 0.3$	$V_{DD} \div 2 + 0.3$	V
$V_{ILL}^{1,2}$	Low-level input voltage		--	0.6	V
I_{IL}	Input leakage current (XTAL1 and FB inputs)	$V_{IN} = V_{DD}$ or V_{SS} ; $V_{DD} = \text{Max}$	-5	5	μA
I_{3L}^2	3-Level input DC current	HIGH, $V_{IN} = V_{DD}$	--	200	μA
		MID, $V_{IN} = V_{DD}/2$	-50	50	μA
		LOW, $V_{IN} = V_{SS}$	-200	--	μA
I_{DDQ}	Quiescent supply current	$V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$; TEST = MID; XTAL1 & $\overline{sOE} = \text{LOW}$; Outputs not loaded	--	2	mA
I_{DDPD}	Power-down current	\overline{PD}/DIV & $\overline{sOE} = \text{LOW}$; Test, nF[1:0], & DS[1:0] = HIGH $V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$	10 (typ)	25	μA
C_{IN-2L}^3	Input pin capacitance 2-level inputs	$f = 1\text{MHz}$ @ 0V; $V_{DD} = \text{Max}$	8.5		pF
C_{IN-3L}^3	Input pin capacitance 3-level inputs	$f = 1\text{MHz}$ @ 0V; $V_{DD} = \text{Max}$	15		pF

Notes:

* Post-radiation performance guaranteed at $25^\circ C$ per MIL-STD-883 Method 1019, Condition A up to a TID level of $1.0E6$ rad(Si).

- Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH(\text{min})} + 20\%$, -0% ; $V_{IL} = V_{IL(\text{max})} + 0\%$, -50% , as specified herein for LVTTTL and LVC MOS inputs. For 3-level inputs, $V_{IH} = V_{IHH(\text{min})} + 50\%$, -0% ; $V_{IL} = V_{ILL(\text{max})} + 0\%$, -50% ; $V_{IM} = V_{IMM(\text{nom})} + 0.1V$, $-0.1V$. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH(\text{min})}$, $V_{IL(\text{max})}$, $V_{IHH(\text{min})}$, $V_{ILL(\text{max})}$, and $V_{IMM(\text{nom})}$.
- These inputs are normally wired to V_{DD} , V_{SS} , or left unconnected. Internal termination resistors bias unconnected inputs to $V_{DD}/2 \pm 0.3V$. The 3-level inputs include: TEST, \overline{PD}/DIV , PE/HD, FS, nF[1:0], DS[1:0].
- Capacitance is measured for initial qualification and when design changes may affect the input/output capacitance. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.

7.0 DC OUTPUT ELECTRICAL CHARACTERISTICS (Pre- and Post-Radiation)*

($V_{DDQn} = +2.5V \pm 10\%$; $V_{DD} = +3.3V \pm 0.3V$; $T_C = -55^\circ C$ to $+125^\circ C$)

Symbol	Description	Conditions	Min.	Max.	Units
V_{OL}	Output low voltage	$I_{OL} = 12mA$ (PE/HD = LOW or HIGH); (Pins: nQ[1:0])	--	0.4	V
		$I_{OL} = 20mA$ (PE/HD = MID); (Pins: nQ[1:0])	--	0.4	V
		$I_{OL} = 2mA$ (Pins: LOCK)	--	0.4	V
V_{OH}	High-level output voltage	$I_{OH} = -12mA$ (PE/HD = LOW or HIGH); (Pins: nQ[1:0])	2.0	--	V
		$I_{OH} = -18mA$ (PE/HD = MID); (Pins: nQ[1:0]; $V_{DDQn} = +2.25V$)	2.0	--	V
		$I_{OH} = -20mA$ (PE/HD = MID); (Pins: nQ[1:0]; $V_{DDQn} = +2.375V$)	2.0	--	V
		$I_{OH} = -2mA$ (Pins: LOCK)	2.4	--	V
I_{OSQn}^1	Short-circuit output current	$V_O = V_{DDQn}$ or V_{SS} ; $V_{DDQn} = +2.75V$; PE/HD = MID	-500	500	mA
		$V_O = V_{DDQn}$ or V_{SS} ; $V_{DDQn} = +2.75V$; PE/HD = LOW or HIGH	-300	300	mA
I_{DDOP}	Dynamic supply current	@200MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$; $C_L = 20pF/\text{output}$	--	250	mA
		@100MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$; $C_L = 20pF/\text{output}$	--	150	mA
		@50MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$; $C_L = 20pF/\text{output}$	--	100	mA
C_{OUT}^2	Output pin capacitance	$f = 1MHz @ 0V$; $V_{DD} = \text{Max}$; $V_{DDQn} = +2.75V$	15		pF

($V_{DDQn} = +3.3V \pm 0.3V$; $V_{DD} = +3.3V \pm 0.3V$; $T_C = -55^\circ C$ to $+125^\circ C$)

Symbol	Description	Conditions	Min.	Max.	Units
V_{OL}	Output low voltage	$I_{OL} = 12mA$ (PE/HD = LOW or HIGH); (Pins: nQ[1:0])	--	0.4	V
		$I_{OL} = 24mA$ (PE/HD = MID); (Pins: nQ[1:0])	--	0.4	V
		$I_{OL} = 2mA$ (Pins: LOCK)	--	0.4	V
V_{OH}	High-level output voltage	$I_{OH} = -12mA$ (PE/HD = LOW or HIGH); (Pins: nQ[1:0])	2.4	--	V
		$I_{OH} = -24mA$ (PE/HD = MID); (Pins: nQ[1:0])	2.4	--	V
		$I_{OH} = -2mA$ (Pins: LOCK)	2.4	--	V
I_{OSQn}^1	Short-circuit output current	$V_O = V_{DDQn}$ or V_{SS} ; $V_{DDQn} = +3.6V$; PE/HD = MID	-600	600	mA
		$V_O = V_{DDQn}$ or V_{SS} ; $V_{DDQn} = +3.6V$; PE/HD = LOW or HIGH	-300	300	mA
I_{DDOP}	Dynamic supply current	@200MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +3.6V$; $C_L = 20pF/\text{output}$	--	400	mA
		@100MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +3.6V$; $C_L = 20pF/\text{output}$	--	230	mA
		@50MHz; $V_{DD} = \text{Max}$; $V_{DDQn} = +3.6V$; $C_L = 20pF/\text{output}$	--	150	mA
C_{OUT}^2	Output pin capacitance	$f = 1MHz @ 0V$; $V_{DD} = \text{Max}$; $V_{DDQn} = +3.6V$	15		pF

Notes:

* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019, Condition A up to a TID level of 1.0E6 rad(Si).

1. Supplied as a design limit. Neither guaranteed nor tested.

2. Capacitance is measured for initial qualification and when design changes may affect the input/output capacitance. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.

8.0 AC INPUT ELECTRICAL CHARACTERISTICS (Pre- and Post-Radiation)*

($V_{DD} = +3.3V \pm 0.3V$; $T_C = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Description	Condition	Min.	Max.	Unit
t_R, t_F^1	Input rise/fall time	$V_{IH}(\min)-V_{IL}(\max)$	--	10	ns/V
t_{PWC}	Input clock pulse	HIGH or LOW	2	--	ns
t_{XTAL}	Input clock period	$1 \div F_{XTAL}$	5	500	ns
t_{DCIN}	Input clock duty cycle	HIGH or LOW	10	90	%
f_{XTAL}^2	Reference input frequency	FS = LOW; $\overline{PD}/DIV = HIGH$	2	50	MHz
		FS = LOW; PD/DIV = MID	4	100	MHz
		FS = MID; $\overline{PD}/DIV = HIGH$	4	100	MHz
		FS = MID; $\overline{PD}/DIV = MID$	8	200	MHz
		FS = HIGH; $\overline{PD}/DIV = HIGH$	8	200	MHz
		FS = HIGH; $\overline{PD}/DIV = MID$	16	200	MHz

Notes:

* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Tested on initial qualification and after any design or process changes that may affect this characteristic.

2. Although the input reference frequencies are defined as low-as 2MHz, the N and R dividers must be selected to ensure the PLL operates from 24MHz-50MHz when FS = LOW, 48MHz-100MHz when FS = MID, and 96MHz-200MHz when FS = HIGH.

IN DEVELOPMENT

9.0 AC OUTPUT ELECTRICAL CHARACTERISTICS (Pre- and Post-Radiation)*

($V_{DD} = +3.3V \pm 0.3V$; $T_C = -55^\circ C$ to $+125^\circ C$)

Symbol	Description	Condition	Min.	Max.	Unit
f_{OR}	Output frequency range		6	200	MHz
VCO_{LR}	VCO lock range		24	200	MHz
VCO_{LBW}^1	VCO loop bandwidth		0.25	3.5	MHz
t_{SKEWPR}^2	Matched-pair skew	Skew between the earliest and the latest output transitions within the same bank.	--	100	ps
t_{SKEW0}^2	Output-output skew	Skew between the earliest and the latest output transitions among all outputs at $0t_U$.	--	200	ps
t_{SKEW1}^2		Skew between the earliest and the latest output transitions among all outputs for which the same phase delay has been selected.	--	200	ps
t_{SKEW2}^2		Skew between the nominal output rising edge to the inverted output falling edge	--	500	ps
t_{SKEW3}^2		Skew between non-inverted outputs running at different frequencies.	--	500	ps
t_{SKEW4}^2		Skew between nominal to inverted outputs running at different frequencies.	--	500	ps
t_{SKEW5}^2		Skew between nominal outputs at different power supply levels.	--	650	ps
t_{PART}		Part-part skew	Skew between the outputs of any two devices under identical settings and conditions (V_{DDQn} , V_{DD} , temp, air flow, frequency, etc).	--	750
t_{PD0}^3	XTAL1 to FB propagation delay		-250	+250	ps
t_{ODCV}	Output duty cycle	$f_{out} < 100$ MHz, measured at $V_{DD} \div 2$	48	52	%
		$f_{out} > 100$ MHz, measured at $V_{DD} \div 2$	45	55	%
t_{PWH}	Output high time deviation from 50%	Measured at 2.0V	--	1.5	ns
t_{PWL}	Output low time deviation from 50%	Measured at 0.8V	--	2.0	ns
t_R/t_F	Output rise/fall time	Measured as transition time between $V_{OH(min)}$ and $V_{OL(max)}$ for $V_{DDQn} = 2.25V$ and $2.75V$; $C_L = 40pF$	0.15	1.5	ns
		Measured as transition time between $V_{OH(min)}$ and $V_{OL(max)}$ for $V_{DDQn} = 3.0V$ and $3.6V$; $C_L = 40pF$	0.10	1.5	ns
$t_{LOCK}^{4,5}$	PLL lock time		--	500	ms
t_{CCI}	Cycle-cycle jitter	Divide by 1 output frequency, FS = LOW, FB = divide by any	--	100	ps
		Divide by 1 output frequency FS = MID or HIGH, FB = divide by any	--	150	ps

Notes:

1. Supplied as a design limit. Neither guaranteed nor tested.
2. Test load = 40pF, terminated to $V_{DD} \div 2$. All outputs are equally loaded. See figure 11.
3. t_{PD} is measured at 1.5V for $V_{DD} = 3.3V$ with XTAL1 rise/fall times of 1ns between 0.8V-2.0V.
4. t_{LOCK} is the time that is required before outputs synchronize to XTAL1. This specification is valid with stable power supplies which are within normal operating limits.
5. Lock detector circuit may be unreliable for input frequencies lower than 4MHz, or for input signals which contain more than **TBD ps** or **TBD%** of jitter.




Figure 6. AC Timing Diagram




Figure 7. +3.3V LVTTL Output Waveform




Figure 8. +2.5V LVTTL Output Waveform




Figure 9. +3.3V LVTTL Input Test Waveform



Figure 10. LOCK Output Test Load Circuit




Figure 11. Clock Output AC Test Load Circuit





Figure 12. 49-Pin Ceramic Column Grid Array (9mm x 9mm)




1. All exposed metallized areas are gold plated over electroplated nickel per MIL-PRF-38535.
2. The lid is electrically connected to V_{SS} .
3. Lead finishes are in accordance with MIL-PRF-38535.
4. Lead position and colanarity are not measured.
5. ID mark symbol is vendor option.
6. With solder, increase maximum by 0.003.

Figure 13. 48-Lead Ceramic Flatpack

ORDERING INFORMATION

UT7R995:




Notes:

1. Lead finish (A,C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Prototype flow per UTMC Manufacturing Flows Document. Tested at 25°C only. Lead finish is GOLD ONLY. Radiation neither tested nor guaranteed.
4. Military Temperature Range flow per Aeroflex Colorado Springs Manufacturing Flows Document. Devices are tested at -55°C, room temp, and 125°C. Radiation neither tested nor guaranteed.

IN DEVELOPMENT

UT7R995: SMD



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

IN DEVELOPMENT

COLORADO

Toll Free: 800-645-8862
Fax: 719-594-8468

INTERNATIONAL

Tel: 805-778-9229
Fax: 805-778-1980

NORTHEAST

Tel: 603-888-3975
Fax: 603-888-4585

SE AND MID-ATLANTIC

Tel: 321-951-4164
Fax: 321-951-4254

WEST COAST

Tel: 949-362-2260
Fax: 949-362-2266

CENTRAL

Tel: 719-594-8017
Fax: 719-594-8468

www.aeroflex.com info-ams@aeroflex.com

Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.



Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused