

## LS841 MONOLITHIC DUAL N-CHANNEL JFET



## Linear Systems Ultra Low Leakage Low Drift Monolithic Dual JFET

The LS841 is a high-performance monolithic dual JFET featuring extremely low noise, tight offset voltage and low drift over temperature specifications, and is targeted for use in a wide range of precision instrumentation applications. The LS841 features a 10-mV offset and  $10-\mu V/^{\circ}C$  drift.

The hermetically sealed TO-71 & TO-78 packages are well suited for military and harsh environment applications.

(See Packaging Information).

## LS841 Applications:

- Wideband Differential Amps
- High-Speed, Temp-Compensated Single-Ended Input Amps
- High-Speed Comparators
- Impedance Converters and vibrations detectors.

FEATURES						
FEATURES						
LOW DRIFT		V <sub>GS1-2</sub> / T   ≤10μV/°C				
LOW LEAKAGE		I <sub>G</sub> = 10pA TYP.				
LOW NOISE		$e_n = 8nV/VHz TYP.$				
LOW OFFSE	Γ VOLTAGE	V <sub>GS1-2</sub>   ≤10mV				
ABSOLUTE MAXIMUM RATINGS @ 25°C (unless otherwise noted)						
Maximum Temperatures						
Storage Tem	perature		-65°C to +150°C			
Operating Ju	ınction Temperature		+150°C			
Maximum Voltage and Current for Each Transistor – Note 1						
-V <sub>GSS</sub>	Gate Voltage to Drain or So	60V				
-V <sub>DSO</sub>	Drain to Source Voltage	60V				
-I <sub>G(f)</sub>	Gate Forward Current	50mA				
Maximum Power Dissipation						
Device Dissipation @ Free Air – Total 400mW @ +125°C						

MATCHING CHARACTERISTICS @ 25°C UNLESS OTHERWISE NOTED						
SYMBOL	CHARACTERISTICS VALUE		UNITS	CONDITIONS		
V <sub>GS1-2</sub> / T   max.	DRIFT VS.	10	μV/°C	$V_{DG}$ =20V, $I_{D}$ =200 $\mu$ A		
	TEMPERATURE			T <sub>A</sub> =-55°C to +125°C		
V <sub>GS1-2</sub>   max.	OFFSET VOLTAGE	10	mV	$V_{DG}$ =20V, $I_{D=}$ 200 $\mu$ A		

ELECTRICAL CHARACTERISTICS @	) 25°C (unless c	otherwise noted)


SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
-		60			V	
BV <sub>GSS</sub>	Breakdown Voltage		60			$V_{DS} = 0$ $I_D = 1 \text{nA}$
$BV_GGO$	Gate-To-Gate Breakdown	60			V	$I_G = 1$ nA $I_D = 0$ $I_S = 0$
	TRANSCONDUCTANCE	1000				
Y <sub>fSS</sub>	Full Conduction	1000		4000	μmho	$V_{DG}$ = 20V $V_{GS}$ = 0V f = 1kHz
Y <sub>fS</sub>	Typical Operation	500		1000	μmho	V <sub>DG</sub> = 20V I <sub>D</sub> = 200μA
Y <sub>FS1-2</sub> / Y <sub>FS</sub>	M <mark>is</mark> match		0.6	3	%	
	DRAIN CURRENT					
I <sub>DSS</sub>	Full C <mark>o</mark> nduc <mark>ti</mark> on	0.5	2	5	mA	$V_{DG} = 20V$ $V_{GS} = 0V$
$ I_{DSS1-2}/I_{DSS} $	Mismatch at Full Conduction		1	5	%	
	GATE VOLTAGE					
$V_{GS}(off)$ or $V_p$	Pinchoff voltage	1	2	4.5	V	$V_{DS}$ = 20V $I_D$ = 1nA
V <sub>GS</sub> (on)	Operating Range	0.5		4	V	V <sub>DS</sub> =20V I <sub>D</sub> =200μA
	GATE CURRENT					
-I <sub>G</sub> max.	Operating		10	50	pA	V <sub>DG</sub> = 20V I <sub>D</sub> = 200μA
-I <sub>G</sub> max.	High Temperature			50	nA	T <sub>A</sub> = +125°C
-I <sub>G</sub> max.	Reduced V <sub>DG</sub>		5		pA	V <sub>DG</sub> = 10V I <sub>D</sub> = 200μA
-I <sub>GSS</sub> max.	At Full Conduction			100	pA	V <sub>DG</sub> = 20V , V <sub>DS</sub> =0
	OUTPUT CONDUCTANCE				·	25 7 25
Y <sub>OSS</sub>	Full Conduction			10	μmho	$V_{DG} = 20V$ $V_{GS} = 0V$
Y <sub>OS</sub>	Operating		0.1	1	μmho	V <sub>DG</sub> = 20V I <sub>D</sub> = 200μA
Y <sub>OS1-2</sub>	Differential		0.01	0.1	μmho	
	COMMON MODE REJECTION					
CMR	-20 log   V <sub>GS1-2</sub> / V <sub>DS</sub>		100		dB	$\Delta V_{DS} = 10 \text{ to } 20V \qquad I_{D} = 200 \mu A$
	-20 log   V <sub>GS1-2</sub> / V <sub>DS</sub>		75			$\Delta V_{DS} = 5 \text{ to } 10V \qquad I_{D} = 200 \mu A$
	NOISE					$V_{DS}$ = 20V $V_{GS}$ = 0V $R_{G}$ = 10M $\Omega$
NF	Figure			0.5	dB	f= 100Hz NBW= 6Hz
e <sub>n</sub>	Voltage			10	nV/√Hz	V <sub>DS</sub> =20V I <sub>D</sub> =200μA f=1KHz NBW=1Hz
	Ğ			15	,	V <sub>DS</sub> =20V I <sub>D</sub> =200μA f=10Hz NBW=1Hz
	CAPACITANCE			10		
C <sub>ISS</sub>	Input		4			V <sub>DS</sub> = 20V, I <sub>D</sub> =200μA
C <sub>RSS</sub>	Reverse Transfer		1.2	5	pF	D3 - / D F-
C <sub>DD</sub>	Drain-to-Drain		0.1		1	
- 00			-	1	1	1


Note 1 – These ratings are limiting values above which the serviceability of any semiconductor may be impaired

Available Packages:

LS841 / LS841 in TO-78 & TO-71 LS841 / LS841 available as bare die

Please contact Micross for full package and die dimensions







Tel: +44 1603 788967

Email: <a href="mailto:chipcomponents@micross.com">chipcomponents@micross.com</a> Web: <a href="http://www.micross.com/distribution">http://www.micross.com/distribution</a>