



Integrated Device Technology, Inc.

# 512K (16K x 32) CMOS STATIC RAM DUAL CERAMIC SIP MODULE

IDT 7MC4032

## FEATURES:

- High-density 32-bit word 512K (16K x 32) static RAM module
- Available in low profile 88-pin sidebrazed dual ceramic SIP (dual single in-line package)
- Separate I/O
- Fast access time: 20ns (max.)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- High impedance outputs during write mode
- CEMOS™ process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V ( $\pm 10\%$ ) power supply
- Inputs/outputs directly TTL-compatible
- Multiple GND pins for maximum noise immunity

## DESCRIPTION:


The IDT7MC4032 is a 32-bit wide 512K (16K x 32) static RAM module with separate I/O constructed on a co-fired ceramic substrate using eight IDT1982 16K x 4 static RAMs in leadless chip carriers. Extremely fast speeds can be achieved due to the use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS™ technology. The IDT7MC4032 is available with access time as fast as 20ns, with minimal power consumption.

The 7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4032 is packaged in a 88-pin dual ceramic SIP. The dual row configuration allows 88 pins to be placed on a package less than 4.5 inches long and .27 inches wide. At only 520 mils high, this low profile package is ideal for systems with minimum board spacing. Extremely high packing density can also be achieved allowing four IDT7MC4032 modules to be stacked per inch of board space.

All inputs and outputs of the IDT7MC4032 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

## FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

## MILITARY AND COMMERCIAL TEMPERATURE RANGES

PIN CONFIGURATION<sup>(1)</sup>

GND	□	1	88	□	V <sub>cc</sub>
D <sub>10</sub>	□	2	87	□	D <sub>O<sub>0</sub></sub>
D <sub>11</sub>	□	3	86	□	D <sub>O<sub>1</sub></sub>
D <sub>12</sub>	□	4	85	□	D <sub>O<sub>2</sub></sub>
D <sub>13</sub>	□	5	84	□	D <sub>O<sub>3</sub></sub>
D <sub>14</sub>	□	6	83	□	D <sub>O<sub>4</sub></sub>
D <sub>15</sub>	□	7	82	□	D <sub>O<sub>5</sub></sub>
D <sub>16</sub>	□	8	81	□	D <sub>O<sub>6</sub></sub>
D <sub>17</sub>	□	9	80	□	D <sub>O<sub>7</sub></sub>
A <sub>0</sub>	□	10	79	□	A <sub>1</sub>
A <sub>2</sub>	□	11	78	□	A <sub>3</sub>
A <sub>4</sub>	□	12	77	□	A <sub>5</sub>
D <sub>18</sub>	□	13	76	□	D <sub>O<sub>8</sub></sub>
D <sub>19</sub>	□	14	75	□	D <sub>O<sub>9</sub></sub>
D <sub>20</sub>	□	15	74	□	D <sub>O<sub>10</sub></sub>
D <sub>21</sub>	□	16	73	□	D <sub>O<sub>11</sub></sub>
D <sub>22</sub>	□	17	72	□	D <sub>O<sub>12</sub></sub>
D <sub>23</sub>	□	18	71	□	D <sub>O<sub>13</sub></sub>
D <sub>24</sub>	□	19	70	□	D <sub>O<sub>14</sub></sub>
D <sub>25</sub>	□	20	69	□	D <sub>O<sub>15</sub></sub>
WE	□	21	68	□	C <sub>S<sub>L</sub></sub>
V <sub>cc</sub>	□	22	67	□	GND
OE	□	23	66	□	C <sub>S<sub>U</sub></sub>
D <sub>26</sub>	□	24	65	□	D <sub>O<sub>16</sub></sub>
D <sub>27</sub>	□	25	64	□	D <sub>O<sub>17</sub></sub>
D <sub>28</sub>	□	26	63	□	D <sub>O<sub>18</sub></sub>
D <sub>29</sub>	□	27	62	□	D <sub>O<sub>19</sub></sub>
D <sub>30</sub>	□	28	61	□	D <sub>O<sub>20</sub></sub>
D <sub>31</sub>	□	29	60	□	D <sub>O<sub>21</sub></sub>
D <sub>32</sub>	□	30	59	□	D <sub>O<sub>22</sub></sub>
D <sub>33</sub>	□	31	58	□	D <sub>O<sub>23</sub></sub>
A <sub>6</sub>	□	32	57	□	A <sub>7</sub>
A <sub>8</sub>	□	33	56	□	A <sub>9</sub>
A <sub>10</sub>	□	34	55	□	A <sub>11</sub>
A <sub>12</sub>	□	35	54	□	A <sub>13</sub>
D <sub>24</sub>	□	36	53	□	D <sub>O<sub>24</sub></sub>
D <sub>25</sub>	□	37	52	□	D <sub>O<sub>25</sub></sub>
D <sub>26</sub>	□	38	51	□	D <sub>O<sub>26</sub></sub>
D <sub>27</sub>	□	39	50	□	D <sub>O<sub>27</sub></sub>
D <sub>28</sub>	□	40	49	□	D <sub>O<sub>28</sub></sub>
D <sub>29</sub>	□	41	48	□	D <sub>O<sub>29</sub></sub>
D <sub>30</sub>	□	42	47	□	D <sub>O<sub>30</sub></sub>
D <sub>31</sub>	□	43	46	□	D <sub>O<sub>31</sub></sub>
GND	□	44	45	□	V <sub>cc</sub>

## PIN NAMES

A <sub>0-13</sub>	Addressee
D <sub>I<sub>0-31</sub></sub>	Data Input
D <sub>O<sub>0-31</sub></sub>	Data Output
WE	Write Enable
OE	Output Enable
C <sub>S<sub>L</sub></sub>	Chip Select (Lower)
C <sub>S<sub>U</sub></sub>	Chip Select (Upper)
V <sub>cc</sub>	Power
GND	Ground

## NOTE:

- For module dimensions, please refer to module drawing M23 in the packaging section.

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
$T_A$	Operating Temperature	0 to +70	-55 to +125	°C
$T_{BIAS}$	Temperature Under Bias	-10 to +85	-65 to +135	°C
$T_{STG}$	Storage Temperature	-55 to +125	-65 to +150	°C
$I_{OUT}$	DC Output Current	50	50	mA

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage	2.2	—	6.0	V
$V_{IL}$	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

## NOTE:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	$V_{CC}$
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETERS	TEST CONDITIONS	MIN.	MAX.	UNIT
$ I_U $	Input Leakage (Address & Control)	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	—	40	μA
$ I_U $	Input Leakage (Data)	$V_{CC} = \text{Max.}$ $V_{IN} = \text{GND to } V_{CC}$	—	5	μA
$ I_{OL} $	Output Leakage	$V_{CC} = \text{Max.}$ $\overline{CS} = V_{IH}$ , $V_{OUT} = \text{GND to } V_{CC}$	—	5	μA
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}$ , $I_{OL} = 8\text{mA}$	—	0.4	V
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}$ , $I_{OH} = -4\text{mA}$	2.4	—	V

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$  and  $0^\circ C$  to  $+70^\circ C$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7MC4032 20ns MAX. COM'L MIL	IDT7MC4032 25ns MAX. COM'L MIL	IDT7MC4032 30, 40, 50, 70ns MAX. COM'L MIL	UNIT
$I_{CC1}$	Operating Current	$F = 0$ , $\overline{CS} = V_{IL}$ $V_{CC} = \text{MAX}$ ; Output Open	960	—	960 1000	800 800 mA
$I_{CC2}$	Dynamic Operating Current	$V_{CC} = \text{MAX}$ ; $\overline{CS} = V_{IL}$ ; $F = F_{\text{MAX}}$ Output Open	1200	—	1200 1200	1000 1120 mA
$I_{SB}$	Standby Supply Current	$\overline{CS} = V_{IL}$	480	—	480 480	400 440 mA
$I_{SB1}$	Full Standby Supply Current	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} > V_{CC} - 0.2V$ or $< 0.2V$	160	—	160 160	120 160 mA

AC ELECTRICAL CHARACTERISTICS OVER THE  
OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE  
( $V_{CC} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	7MC4032S20 COM'L ONLY MIN. MAX.	7MC4032S25 MIN. MAX.	7MC4032S30 MIN. MAX.	7MC4032S40 MIN. MAX.	7MC4032S50 MIN. MAX.	7MC4032S70 MIL. ONLY MIN. MAX.	UNIT
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	20 —	25 —	30 —	40 —	50 —	70 —	ns
$t_{AA}$	Address Access Time	— 20	— 25	— 30	— 40	— 50	— 70	ns
$t_{ACS}$	Chip Select Access Time	— 20	— 25	— 30	— 40	— 50	— 70	ns
$t_{CLZ1,2}^{(1)}$	Chip Select to Output in Low Z	5 —	5 —	5 —	5 —	5 —	5 —	ns
$t_{OE}$	Output Enable to Output Valid	— 15	— 15	— 20	— 22	— 30	— 45	ns
$t_{OLZ}^{(1)}$	Output Enable to Output in Low Z	5 —	5 —	5 —	5 —	5 —	5 —	ns
$t_{CHZ}^{(1)}$	Chip Select to Output in High Z	— 8	— 10	— 13	— 17	— 18	— 25	ns
$t_{OHZ}^{(1)}$	Output Disable to Output in High Z	— 8	— 15	— 17	— 17	— 18	— 25	ns
$t_{OH}$	Output Hold from Address Change	5 —	5 —	5 —	5 —	5 —	5 —	ns
$t_{PU}^{(1)}$	Chip Select to Power Up Time	0 —	0 —	0 —	0 —	0 —	0 —	ns
$t_{PD}^{(1)}$	Chip Deselect to Power Down Time	— 20	— 25	— 30	— 40	— 50	— 70	ns
<b>WRITE CYCLE</b>								
$t_{WC}$	Write Cycle Time	17 —	20 —	25 —	35 —	45 —	65 —	ns
$t_{CW}$	Chip Selection to End of Write	17 —	20 —	25 —	28 —	38 —	62 —	ns
$t_{AW}$	Address Valid to End of Write	17 —	20 —	25 —	30 —	40 —	65 —	ns
$t_{AS}$	Address Set-up Time	0 —	0 —	0 —	2 —	2 —	3 —	ns
$t_{WP}$	Write Pulse Width	17 —	20 —	25 —	28 —	38 —	62 —	ns
$t_{WR}$	Write Recovery Time	0 —	0 —	0 —	0 —	0 —	0 —	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High Z	— 7	— 7	— 10	— 12	— 17	— 30	ns
$t_{DW}$	Data to Write Time Overlap	10 —	13 —	15 —	17 —	23 —	30 —	ns
$t_{DH}$	Data Hold from Write Time	0 —	0 —	0 —	0 —	0 —	0 —	ns
$t_{OW}^{(1)}$	Output Active from End of Write	5 —	5 —	5 —	5 —	5 —	5 —	ns

## NOTE:

1. This parameter guaranteed but not tested.

## AC TEST CONDITIONS

In Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load	GND to 3.0V 10ns 1.5V 1.5V See Figures 1 and 2
---	--







Figure 1. Output Load



Figure 2. Output Load  
(for  $t_{CLZ1,2}$ ,  $t_{OLZ}$ ,  $t_{CHZ1,2}$ ,  $t_{OHZ}$ ,  $t_{OW}$ ,  $t_{WHZ}$ )

\*Including scope and jig.

TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>

## NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $OE = V_{IL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1)</sup>TIMING WAVEFORM OF WRITE CYCLE NO. 2<sup>(1, 8)</sup>

13

## NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low CS.
3.  $t_{WR}$  is measured from the earlier of CS or WE going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CS low transition occurs simultaneously with the WE low transition or after the WE transition, outputs remain in a high impedance state.
6. OE is continuously low ( $OE = V_L$ ).
7. DATA<sub>OUT</sub> is the same phase of write data of this write cycle.
8. If CS is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
9. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.

**TRUTH TABLE**

MODE	CS	OE	WE	OUTPUT	POWER
Standby	H	X	X	High Z	Standby
Read	L	L	H	D <sub>out</sub>	Active
Write	L	X	L	High Z	Active
Read	L	H	H	High Z	Active

**CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	TYP.	UNIT
$C_{IN}^{(D)}$	Input Capacitance	$V_{IN} = 0\text{V}$	15	pF
$C_{IN}^{(A)}$	Output Capacitance Address and Control	$V_{IN} = 0\text{V}$	80	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	15	pF

**NOTE:**

1. This parameter is sampled and not 100% tested.

**ORDERING INFORMATION**

