# H0548 Serial Input Dot Matrix LCD Driver



## SEMICONDUCTOR DIVISION

Industrial Electronics Group

#### DESCRIPTION

Hughes 0548 is a CMOS/LSI circuit which drives rectangular matrix LCD displays under microcomputer control. The display itself may be a standard x-y array or a custom array that geometrically is not regular at all. Applications include games, bar graphs, and various custom patterns.

The 0548 is organized as 16 rows and 16 columns. It will drive an LCD display of up to  $16 \times 16$  directly and can be cascaded for larger displays with additional 0548's or other Hughes LCD drivers. Data is input serially to maximize the number of output pins and minimize the number of control pins. This circuit drives (using a multiplexed scheme) the display with proper voltage level AC waveforms, but does not handle refresh or character encoding. This results in lower parts cost and greater design flexibility, but puts more burden on the microcomputer. The 0548 can be used with an 0539 to drive a display that has up to 16 rows and an arbitrary number of columns.

The 0548 is available in a 40 lead hermetic dual-in-line ceramic package (D suffix), plastic package (P suffix), cerdip (Y suffix) or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available upon request.

#### **FEATURES**

- Direct drive of matrix LCDs
- Cascadable for larger displays
- On chip oscillator
- CMOS construction for:

Wide supply voltage range Low power operation High noise immunity Wide temperature range

- CMOS, NMOS, and T<sup>2</sup>L compatible inputs
- Requires only 3 control lines
- Flexible organization allows arbitrary display patterns
- Interrupt Output to request data from microcomputer

#### **PIN CONFIGURATION**

+٧ 🗀	1•	40	□ ROW 1
DATA IN 🖂	2	39	□ ROW 2
CLK ==	3	38	□ ROW 3
LCDФ □	4	37	□ ROW 4
GND □	5	36	□ ROW 5
INT 🗀	6	35	ROW 6
NC 🖂	7	34	BOW 7
CLKEN	8	33	BOW 8
COL 16 🖂	9	32	ROW 9
COL 15	10	31	□ ROW 10
COL 14 🖂	11	30	☐ ROW 11
COL 13 🖂	12	29	ROW 12
COL 12 🖂	13	28	☐ ROW 13
COL 11 🖂	14	27	ROW 14
COL 10	15	26	ROW 15
COL 9 🖂	16	25	□ ROW 16
COL 8 🖂	17	24	COL 1
COL 7	18	23	COL 2
COL 6 🖂	19	22	COL 3
COL 5 🖂	20	21	COL 4
-			

### **ABSOLUTE MAXIMUM RATINGS**

Inputs . . . . . . . . . . . . . +  $V_{DD}$  - 17 to +  $V_{DD}$  + .3 volts

Power Dissipation ...... 250 mW

Operating Temperature


Ceramic Package .... – 55 to + 125°C
Plastic Package .... – 40 to + 85°C
Storage Temperature .... – 65 to + 125°C

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = + 25°C and V<sub>DD</sub> = 5V unless otherwise noted.

PARAMETER		* County	1812	mar.	unns
Supply Voltage Supply Current	V <sub>DD</sub>	The Control of the Co	3	12 750	V µA
Input High Level Input Low Level Input Leakage Input Capacitance	VIH VIL IL CI		.75V <sub>DD</sub> V <sub>DD</sub> —15	V <sub>DD</sub> .25V <sub>DD</sub> 5 5	V V µA pf
Row Output High Row Output Low Row Output Unselected	VOH VOL VOM		V <sub>DD</sub> —.05 0 .5V <sub>DD</sub> —.05	V <sub>DD</sub> .05 .5V <sub>DD</sub> +.05	V V
Column Output High Column Output Low	VOH VOL		.68V <sub>DD</sub> 05 .32V <sub>DD</sub> 05	.68V <sub>DD</sub> +.05 .32V <sub>DD</sub> +.05	V V
Row and Column Output Impedance Interrupt Output Impedence	RON RON	I <sub>L</sub> = 10 μA I <sub>L</sub> = 100 μA		40 1.5	ΚΩ ΚΩ
Clock Rate Data in Setup Time Data in Hold Time	f tDS tDH	Data change to clock fall Clock fall to data change	DC 300 100	1.5	MHz nsec nsec
LCDФ High Level LCDФ Low Level LCDФ Input Impedance	VIH VIL RIN		.9V <sub>DD</sub> 0 1	V <sub>DD</sub> .1V <sub>DD</sub> 3	V V MΩ

#### TYPICAL WAVEFORMS



100



-VDIS

101

INTERRUPT

#### **OPERATING NOTES**

- The Shift register loads and shifts on the falling edge of clock.
- A logic 1 on Data In causes a segment to be visible.
- A parallel transfer of data from the shift register to the latches occurs upon the rising edge of Interrupt Output.
- Row waveforms are out of phase with Interrupt Output if selected and at midpoint voltage otherwise. Levels are VDD, 0, and VDD/2.
- Column waveforms are in phase with Interrupt Output if selected and out of phase if not selected. Levels are .32 VDD and .68 VDD.
- The intended mode of operation is as follows:
  - Interrupt Output frequency is the minimum no flicker frequency (>30Hz) times the number of backplanes utilized.
  - b. Interrupt Output is exactly 50% duty cycle (to keep DC off the display) and is synchronized with loading the data from shift register to latches.
  - c. In between each Interrupt Output rising edge, serial data is loaded for the next row to await the next Interrupt Output rising edge, which causes parallel transfer from shift register to display latches.
  - d. The Interrupt Output goes to the microcomputer and is treated as a refresh request, or the microcomputer drives the LCDΦ input with 50% duty cycle.
  - e. Backplanes are addressed sequentially and individually.
- 7. The LCDφ pin can be used in two modes. If LCDφ is driven, the Interrupt Output will follow it. LCDφ will also oscillate if a resistor and capacitor are connected in parallel to ground.

The resistor value should be at least  $1M\Omega$ . The approximate relationship is fout  $=\frac{1}{RC}$ , which appears at Interrupt Output.

- 8. To cascade and synchronize several circuits, either connect Interrupt Output of one circuit to LCDΦ of all other circuits (thus one oscillator provides frequency control for all circuits) or connect LCDΦ of all circuits to a common driving signal. Then connect all clock lines together to the clock signal and connect each Data In to a different line of the data bus, allowing a parallel loading of all circuits' serial data. It is also possible to tie all data lines together and drive each clock individually like a chip select. Another alternative is to use the clock enable to allow reading data into specific circuits.
- There are two obvious signal races to be avoided.
  - a. Changing data when clock is falling, and
  - b. Allowing Interrupt Output rising edge to be very close to clock falling edge.
- 10. If supply voltage is altered to optimize LCD contrast or for temperature compensation, it is best to tie all positive supply terminals in common and vary the negative supply. This prevents inadvertently forward biasing diodes.
- Output locations correspond to a clockwise advancing shift register, thus Row 1 is the last data loaded and Col 16 is the first data loaded.
- 12. The RMS voltages this circuit delivers to individual LCD pixels depends on VDD and the number of backplanes (N) used according to the following equations:

V<sub>RMS</sub> OFF = V<sub>DD</sub> 
$$\sqrt{\frac{.0324 \text{ N} + .07}{\text{N}}}$$
  
V<sub>RMS</sub> ON = V<sub>DD</sub>  $\sqrt{\frac{.0324 \text{ N} + .43}{\text{N}}}$ 

Information furnished by Hughes is believed to be accurate and reliable. However, no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Hughes.

U.S.A.:
Hughes Solid State Products
500 Superior Avenue, Box H
Newport Beach, CA 92658-8903
Tele: (714) 759-2727 TWX: 910-596-1374 HACSSPD NPBH

EUROPE: Hughes Microelectronics Limited Clive House, 12/18 Queens Road, Weybridge, Surrey, England Tele: 0932 47262 TWX: 929727

Schmaedelstr. 22, 8000 Munich 60, Germany Tele: 49-89-834-7088 Telex: 5213856 HSPD 11/85 Printed in U.S.A.