Am2907/Am2908

Quad Bus Transceivers with Interface Logic

DISTINCTIVE CHARACTERISTICS

- Quad high-speed LSI bus-transceiver
- D-type driver register with open-collector bus driver output can sink 100mA at 0.8V max.
- Internal 4-bit odd parity checker/generator
- · Receiver has output latch for pipeline operation
- Three-state receiver outputs sink 12mA
- Am2907 has 2.0V input receiver threshold; Am2908 is "DECQ or LSI-II bus compatible" with 1.5V receiver threshold

GENERAL DESCRIPTION

The Am2907 and Am2908 are high-performance bus transceivers intended for bipolar or MOS microprocessor system applications. The Am2908 is Digital Equipment Corporation "Q or LSI-II bus compatible" while the Am2907 features a 2.0V receiver threshold. These devices consist of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four open-collector bus drivers. Each bus driver is internally connected to one input of a differential amplifier in the receiver. The four receiver differential amplifier outputs drive four D-type latches, that feature three-state outputs. The devices also contain a four-bit odd parity checker/generator.

These LSI bus transceivers are fabricated using advanced low-power Schottky processing. All inputs (except the BUS inputs) are one LS unit load. The open-collector bus output can sink up to 100mA at 0.8V maximum. The BUS input differential amplifier contains disconnect protection diodes such that the bus is fail-safe when power is not applied. The bus enable input (BE) is used to force the driver outputs to the high-impedance state. When BE is HIGH, the driver is disabled. The open-collector structure of the driver allows wired-OR operations to be performed on the bus.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_i data into this driver register on the LOW-to-HIGH transition.


Data from the A input is inverted at the BUS output. Likewise, data at the BUS input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (RLE) input. When the RLE input is LOW, the latch is open and the receiver outputs will follow the bus inputs (BUS data inverted and OE LOW). When the RLE input is HIGH, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (OE) input. When OE is HIGH, the receiver outputs are in the high-impedance state.

The Am2907 and Am2908 feature a built-in four-bit odd parity checker/generator. The bus enable input (BE) controls whether the parity output is in the generate or check mode. When the bus enable is LOW (driver enabled), odd parity is generated based on the A field data input to the driver register. When BE is HIGH, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated and if the driver is in the high-impedance state, the BUS parity is checked.

The Am2907 has receiver threshold typically of 2.0V while the Am2908 threshold is typically 1.5V.

BLOCK DIAGRAM OUTPUT RECEIVER LATCH BUS BE O-BD001890


CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation

LOGIC SYMBOL 3 7 13 17 AO A1 A2 A3 DRCP ODD 10 1 ORLE AM2907 R1 82 AM2908 R2 11 O OE R2 R3 18 BUSO BUS1 BUS2 BUS3 18 LS000840


METALLIZATION AND PAD LAYOUT



DIE SIZE 0.088" x 0.103"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Con	nbinations
Am2907 Am2908	PC DC, DCB, DM, DMB FM, FMB XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 7 13, 17	A ₀ , A ₁ A ₂ , A ₃	1	The four driver register inputs.
19	DRCP	ı	Driver Clock Pulse: Clock pulse for the driver register.
9	BE	ı	Bus Enable. When the Bus Enable is HIGH. The four drivers are in the high impedance state.
4 6 14 16	BUS ₀ , BUS ₁ , BUS ₂ , BUS ₃	1/0	The four driver outputs and receiver inputs (data is inverted).
2, 8, 12, 18	R ₀ , R ₁ , R ₂ , R ₃	0	The four receiver outputs. Data from the bus is inverted while data from the A inputs is non-inverted.
1	RCE	0	Receiver Latch Enable. When RLE is LOW, data on the BUS inputs is passed through the receiver latches. When RLE is HIGH, the receiver latches are closed and will retain the data independent of all other inputs.
10	ODD	0	Odd parity output. Generates parity with the driver enabled, checks parity with the driver in the high-impedance state.
11	ŌĒ	Ī	Output Enable. When the OE input is HIGH, the four three-state receiver outputs are in the high-impedance state.


TRUTH TABLE

	II			INTERNAL TO DEVICE		BUS	ОИТРИТ		
Aį	DRCP	BE	RLE	ŌĒ	Dį	Qi	Bį	RI	FUNCTION
Х	χ.	H	х	х	х	х	Н	X	Driver output disable
х	X	Х	X	н	×	Х	Х	z	Receiver output disable
X X	X	H	L	L L	X	L H	L	H	Driver output disable and receive data via Bus input
X	х	X	Н	Х	Х	NC	х	×	Latch received data
L H	† †	×	×	X	L H	X	X	X X	Load driver register
X	L H	X	X	X	NC NC	X	X	X X	No driver clock restrictions
Х	х	L	х	Х	Н	Х	L	х	Drive Bus

H = HIGH Z = HIGH Impedance X = Don't care i = 0, 1, 2, 3 L = LOW NC = No change 1 = LOW to HIGH transition

PARITY OUTPUT FUNCTION TABLE

BE	ODD PARITY OUTPUT
L	ODD = A ₀ ⊕ A ₁ ⊕ A ₂ ⊕ A ₃
н	ODD = Q0 + Q1 + Q2 + Q3



AF001000

The Am2907 can be used as an I/O Bus Transceiver and Main Memory I/O Transceiver in high-speed Microprocessor Systems.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C (Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs for
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Bus
DC Output Current, Into Outputs
(Except Bus)
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those lin ality of the device is guaranteed	nits over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
	Receiver	Vcc = MIN	MIL: IOH	= - 1.0mA	2.4	3.4		
VOH	Output HiGH Voltage	VIN = VIL or VIH COM'L:IOH = -2.6mA			2.4	3.4		Volts
	Parity	VCC = MIN, IOH = -660#A		MIL	2.5	3.4		
VOH	Output HIGH Voltage	VIN = VIH or VIL		COM'L	2.7	3.4		Volts
	·		I _{OL} = 4m	A		0.27	0.4	
VOL	Output LOW voltage	Voc = MIN	I _{OL} = 8m	Α		0.32	0.45	Volts
	(Except Bus)	VIN = VIL or VIH	IOL = 12	mA		0.37	0.5	
VIH	Input HiGH Level (Except Bus)	Guaranteed input logical HIGH for all inputs			2.0			Volts
	Input LOW Level	Guaranteed input to	Guaranteed input logical LOW for all inputs				0.7	
V _{IL}	(Except Bus)(0.8	Volts
VI	Input Clamp Voltage (Except Bus)	V _{CC} = MIN. I _{IN} = -18	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
I _{IL}	Input LOW Current (Except Bus)	V _{CC} = MAX, V _{IN} = 0.	4V				-0.36	mA
lін	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 2.	7V				20	μΑ
lı	Input HIGH Current (Except Bus)	V _{CC} = MAX, V _{IN} = 5.	5V				100	μΑ
Isc	Output Short Circuit Current (Except Bus)	V _{CC} = MAX	V _{CC} = MAX				-65	mA
				Am2907		75	110	
loc	Power Supply Current	VCC = MAX, All inpu	ts = GND	Am2908		80	120	mA.
	Off-State Output Current	V	V _O = 2.4	٧			20	
Ю	(Receiver Outputs)	V _{CC} = MAX	$V_{\rm O} = 0.4$	ν			-20	μΑ

BUS INPUT/OUTPUT CHARACTERISTICS over operating temperature range

Parameters	Description	Description Test Conditions (Note 2)					Max	Units
			I _{OL} = 40mA			0.32	0.5	
VOL	VOL Bus Output LOW Voltage	V _{CC} = MIN	I _{OL} = 70mA			0.41	0.7	Volts
			I _{OL} = 100mA			0.55	0.8	1
			V _O = 0.4V				-50	
ю	Bus Leakage Current	VCC = MAX	V - 45V	MIL			200	μA
			COMIL			100		
IOFF	Bus Leakage Current (Power Off)	V _O ≈ 4.5V					100	μА
	Receiver Input HIGH Threshold	Bus Enable ≈ 2.4V	Am2907 Am2908	MIL	2.4	2.0		Volts
VTH				COMIL	2.3	2.0		
* 1111	Treserved impact rives in the series			MIL	1.9	1.5		
	İ			COM'L	1,7	1.5		
•				MIL		2.0	1.5	
	1		Am2907	COM'L		2.0	1.6	Volts
VTL	Receiver Input LOW Threshold	Bus Enable = 2.4V		MIL		1.5	1.1	
		Am2908		COMIL		1.5	1.3	
VI	Input Clamp Voltage	VCC = MIN, IIN = -1				-1.2	Volts	


TYPICAL PERFORMANCE CURVES

Bus Output Low Voltage Versus Ambient Am2907 Receiver Threshold Variation Temperature


BUS = 70mA

VCC = +5.0V


VOL - BUS DUTPUT VOLTAGE - VOLTS




Versus Ambient Temperature



Am2908 Receiver Threshold Variation Versus Ambient Temperature



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C	MMERCI	AL		MILITARY	,	
				Am2907		Am2907			1
Parameters	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Unit
IPHL .	Driver Clock (DRCP) to Bus			21	36		21	40	T
t _{PLH}	Diver Clock (LATOP) to bus	CL (BUS) = 50 pF		21	36		21	40	ns
t _{PHL}	Bus Enable (BE) to Bus	R _L (BUS) = 50 Ω		13	23		13	26	
t _{PLH}				13	23		13	26	ns
ts	Data Inputs		15			18			
th	Data inputs		7.0			8.0			กร
tpw	Clock Pulse Width (HIGH)		25		1	28			ns
tpLH	Bus to Receiver Output (Latch Enabled)			18	34		18	37	
t _{PHL}				18	34		18	37	ns
t _{PLH}	Latch Enable to Receiver Output			21	34		21	37	
t _{PHL}		C _L = 15 pF		21	34		21	37	ns
ts	Bus to Latch Enable (RLE)	C _L = 15 pF R _L = 2.0 kΩ	18			21			T
th	Bus to Later Enable (RLE)		5.0			7.0			ns
t _{PLH}	Data to Odd Parity Out			21	36		21	40	Τ
t _{PHL}	(Driver Enabled)			21	36		21	40	ns
t _{PLH}	Bus to Odd Parity Out			21	36		21	40	Ι
^t PHL	(Driver Inhibit)			21	36		21	40	ns
^t PLH	Latch Enable (RLE) to Odd Parity Output			21	36		21	40	Τ
[†] PHL				21	36		21	40	ns
t _{ZH}	Output Control to Output			14	25		14	28	Ι
[†] ZL	Output Control to Output			14	25		14	28	ns
¹HZ	0.1-1.0-1-10.1-1	C _L = 5.0 pF		14	25		14	28	Ī
t _{LZ}	Output Control to Output	R _L = 2.0 kΩ		14	25		14	28	ns

Notes:


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

			C	OMMERCI	AL				
				Am2908			Am2908		1
Parameters	Description	Test Conditions	Min	Typ (Note 1)	Max	Min	Typ (Note 1)	Max	Units
tPHL	Driver Clock (DRCP) to Bus			21	36		21	40	
тъгн				21	36		21	40	ns
^t PHL	Bus Enable (BE) to Bus		·	13	23		13	26	
t _{PLH}	DUS ENERGY (DE) TO BUS	CL (BUS) = 50 pF		13	23		13	26	ns
ч	Bus Output Rise Time Bus Output Fall Time Data Inputs	R _L (BUS): 91 Ω to VCC 200 Ω to GND	7	10		5	10		
tı		200 Ω to GND	4	6		3	6		ns
t _g]	15			18			178
th .	- Cata inputs		7.0			8.0			
tpw	Clock Pulse Width (HIGH)		25			28			ns
t PLH	Bus to Receiver Output			18	35		18	38	
tphL	(Latch Enabled)			18	35		18	38	ns
tPLH	(Latch Enabled) Latch Enable to Receiver Output	C _L = 50 pF R _L = 2.0 kΩ		21	35		21	38	
t _{PHL}		R _L = 2.0 kΩ		21	35		21	38	ns
t _s	Bus to Latch Enable (FILE)		18			21			1
t _h	Bus to Later Enable (HLE)		5.0			7.0			ns
tpLH	Data to Odd Parity Out			21	36		21	40	Τ
tPHL	(Driver Enabled)			21	36		21	40	ns
t _{PLH}	Bus to Odd Parity Out			21	36		21	40	1
t _{PHL}	(Driver Inhibit)	C _L = 15 pF R _L = 2.0 kΩ		21	36		21	40	ns
^t PLH	Latch Enable (RLE) to Odd	R _L = 2.0 kΩ		21	36		21	40	ns ns
tpHL	Latch Enable (RLE) to Odd Parity Output			21	36		21	40	
^t zн	Output Control to Output			14	25		14	28	
1ZL		<u> </u>		14	25		14	28	
tнz	Output Control to Output	C _L = 5.0 pF		14	25		14	28	
ЦZ	Output Control to Output	R _L ≈ 2.0 kΩ		14	25		14	28	ns


Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.


SWITCHING WAVEFORMS



INPUT SET-UP AND HOLD TIMES.

SWITCHING TEST CIRCUIT







Am2907
DRIVER SWITCHING TEST CIRCUIT

Am2908
DRIVER SWITCHING TEST CIRCUIT


SWITCHING TEST CIRCUIT



Note: C_L = 15pF for Am2907 C_L = 50pF for Am2908 Am2907/08 RECEIVER SWITCHING TEST CIRCUIT.





LOAD FOR RECEIVER TRI-STATE TEST



LOAD FOR PARITY OUTPUT


SWITCHING WAVEFORMS






DRIVER CLOCK (DRCP) TO BUS

BUS ENABLE (BE) TO BUS






BUS TO RECEIVER OUTPUT (LATCH ENABLED)

LATCH ENABLE TO RECEIVER OUTPUT

SWITCHING WAVEFORMS



RECEIVER TRI-STATE WAVEFORMS