

UM62256D Series

32K X 8 CMOS SRAM

Features

- Single +5V power supply
- Access time: 70 ns (max.)
- Current:
 - Low power version: Operating: 70mA (max.)
Standby: 100 μ A (max.)
- Very low power version: Operating: 70mA (max.)
Standby: 25 μ A (max.)

- Full static operation, no clock or refreshing required
- Directly TTL compatible: All inputs and outputs
- Common I/O using three-state output
- Data retention voltage: 2V (min.)
- Available in 28-pin DIP, SOP or TSOP packages

General Description

The UM62256D is a low operating current 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates on a single 5V power supply. It is built using UMC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.


Minimum standby power is drawn by this device when $\overline{CE}$ is at a high level, independent of the other input levels.

Data retention is guaranteed at a power supply voltage as low as 2V.


Standard
SRAM

Pin Configurations

■ DIP




■ SOP




■ TSOP

(forward type)




(reverse type)



Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Pin Name	OE	A11	A9	A8	A13	WE	VCC	A14	A12	A7	A6	A5	A4	A3
Pin No.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
Pin Name	A2	A1	A0	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	CE	A10

Pin Descriptions — DIP/SOP

Pin No.	Symbol	Description
1-10, 21, 23-26	A0 - A14	Address Input
27	$\overline{WE}$	Write Enable
22	$\overline{OE}$	Output Enable
20	$\overline{CE}$	Chip Enable
11-13, 15-19	I/O ₁ - I/O ₈	Data Input/Output
28	VCC	Power Supply (+5V)
14	GND	Ground

Block Diagram

Pin Descriptions — TSOP

Pin No.	Symbol	Description
2-5, 8-17, 28	A0 - A14	Address Input
6	$\overline{WE}$	Write Enable
1	$\overline{OE}$	Output Enable
27	$\overline{CE}$	Chip Enable
18-20, 22-26	I/O ₁ - I/O ₈	Data Input/Output
7	VCC	Power Supply (+5V)
21	GND	Ground

Recommended DC Operating Conditions

(T_A = 0°C to +70°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	3.5	VCC + 0.3	V
V _{IL}	Input Low Voltage	-0.3	0	+0.8	V
C _L	Output Load	-	-	30	pF
TTL	Output Load	-	-	1	-

Absolute Maximum Ratings*


VCC to GND -0.5V to +7.0V
 IN, IN/OUT Volt to GND -0.5V to VCC + 0.5V
 Operating Temperature, Topr 0°C to +70°C
 Storage Temperature, Tstg -55°C to +125°C
 Temperature Under Bias, Tbias -10°C to +85°C
 Power Dissipation, Pr 1.0W/SOP 0.7W
 Soldering Temp. & Time 260°C, 10 sec

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (TA = 0°C to + 70°C, VCC = 5V ± 10%, GND = 0V)

Symbol	Parameter	UM62256D-70L		UM62256D-70LL		Unit	Conditions
		Min.	Max.	Min.	Max.		
ILI	Input Leakage Current	–	1	–	1	μA	VIN = GND or VCC
ILO	Output Leakage Current	–	1	–	1	μA	$\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ VI/O = GND to VCC
ICC	Active Power Supply Current	–	15	–	15	mA	$\overline{CE} = V_{IL}$, II/O = 0mA
ICC1	Dynamic Operating Current	–	70	–	70	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}$, II/O = 0mA
ICC2	Dynamic Operating Current	–	15	–	15	mA	$\overline{CE} = V_{IL}$, VIH = VCC VIL = 0V, f = 1 MHz II/O = 0 mA
ISB	Standby Power Supply Current	–	3	–	2	mA	$\overline{CE} = V_{IH}$
ISB1		–	100	–	25	μA	$\overline{CE} \geq VCC - 0.2V$ VIN ≤ 0.2V
VoL	Output Low Voltage	–	0.4	–	0.4	V	IoL = 2.1 mA
VoH	Output High Voltage	2.4	–	2.4	–	V	IoH = -1.0 mA



Truth Table

Mode	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O Operation	Supply Current
Standby	H	X	X	High Z	ISB, ISB1
Output Disable	L	H	H	High Z	ICC, ICC1, ICC2
Read	L	L	H	DOUT	ICC, ICC1, ICC2
Write	L	X	L	DIN	ICC, ICC1, ICC2

Note: X: H or L

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$)

Symbol	Parameter	Min.	Max.	Unit	Conditions
C_{IN}^*	Input Capacitance		6	pF	$V_{IN} = 0V$
$C_{I/O}^*$	Input/Output Capacitance		8	pF	$V_{I/O} = 0V$

* These parameters are sampled and not 100% tested.

AC Characteristics ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	UM62256D-70L/70LL		Unit
		Min.	Max.	
Read Cycle				
t _{RC}	Read Cycle Time	70	–	ns
t _{AA}	Address Access Time	–	70	ns
t _{ACE}	Chip Enable Access Time	–	70	ns
t _{OE}	Output Enable to Output Valid	–	35	ns
t _{CLZ}	Chip Enable to Output in Low Z	10	–	ns
t _{OLZ}	Output Enable to Output in Low Z	5	–	ns
t _{CHZ}	Chip Disable to Output in High Z	0	30	ns

AC Characteristics (continued)


Symbol	Parameter	UM62256D-70L/70LL		Unit
		Min.	Max.	
t_{OHZ}	Output Disable to Output in High Z	0	30	ns
t_{OH}	Output Hold from Address Change	5	–	ns
Write Cycle				
t_{WC}	Write Cycle Time	70	–	ns
t_{CW}	Chip Enable to End of Write	65	–	ns
t_{AS}	Address Setup Time	0	–	ns
t_{AW}	Address Valid to End of Write	65	–	ns
t_{WP}	Write Pulse Width	55	–	ns
t_{WR}	Write Recovery Time	0	–	ns
t_{WHZ}	Write to Output in High Z	0	30	ns
t_{DW}	Data to Write Time Overlap	30	–	ns
t_{DH}	Data Hold from Write Time	0	–	ns
t_{OW}	Output Active from End of Write	5	–	ns

Notes: t_{CHZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.




Timing Waveforms


Read Cycle 1⁽¹⁾



Read Cycle 2^(1, 2, 4)



Read Cycle 3^(1, 3, 4)



Notes: 1. $\overline{WE}$ is high for Read Cycle.

2. Device is continuously enabled, $\overline{CE} = V_{IL}$.


3. Address valid prior to or coincident with $\overline{CE}$ transition low.

4. $\overline{OE} = V_{IL}$.

5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

Timing Waveforms (continued)


Read Cycle 2⁽⁶⁾ (Write Enable Controlled)



Timing Waveforms (continued)

Write Cycle 2 ⁽⁶⁾



(Chip Enable Controlled)



- Notes:
1. t_{AS} is measured from the address valid to the beginning of Write.
 2. A Write occurs during the overlap (t_{WP}^2) of a low CE and a low WE.
 3. t_{WR} is measured from the earliest of CE or WE going high to the end of the Write cycle.
 4. If the $\overline{CE}$ low transition occurs simultaneously with the $\overline{WE}$ low transition or after the $\overline{WE}$ transition, outputs remain in a high impedance state.
 5. t_{CW} is measured from the later of $\overline{CE}$ going low to the end of Write.
 6. OE level is high or low.
 7. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

AC Test Conditions

Input Pulse Levels	0.6V to 2.4V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1, 2


Figure 1. Output Load

**Figure 2. Output Load for t_{CLZ},
t_{OLZ}, t_{CHZ}, t_{OHZ},
t_{WHZ}, and t_{LOW}**
Data Retention Characteristics (T_A = 0°C to 70°C)


Symbol	Parameter	Min.	Max.	Unit	Conditions
V _{DR}	VCC for Data Retention	2.0	5.5	V	$\overline{CE} \geq VCC - 0.2V$
I _{CCDR}	Data Retention Current	L Version	50 [*]	μA	VCC = 3.0V, $\overline{CE} \geq VCC - 0.2V$ V _{IN} ≤ 0.2V
		LL Version	10 ^{**}		
t _{CDR}	Chip Disable to Data Retention Time	0	–	ns	See Retention Waveform
t _R	Operation Recovery Time	70	–	ns	

^{*} UM62256D-70L

I_{CCDR}: Max. 20 μA at T_A = 0°C to +40°C

^{**} UM62256D-70LL

I_{CCDR}: Max. 3 μA at T_A = 0°C to +40°C

Low VCC Data Retention Waveform

Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (μA)	Package
UM62256D-70L	70	70	100	28L DIP
UM62256D-70LL	70	70	25	28L DIP
UM62256DM-70L	70	70	100	28L SOP
UM62256DM-70LL	70	70	25	28L SOP
UM62256DV-70LL	70	70	25	28L TSOP
UM62256DVR-70LL	70	70	25	28L TSOP